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Abstract: Detectors based on pixels with timing capabilities are gaining increasing importance in
the last years. Next-to-come high-energy physics experiments at colliders requires the use of time
information in tracking, due to the increasing levels of track densities in the foreseen experimental
conditions. Various different developments are ongoing on solid state sensors to gain high-resolution
performance at the sensor level, as for example LGAD sensors or 3D sensors. Intrinsic sensor time
resolution around 20 ps have been recently obtained. The increasing performance on the sensor
side strongly demands an adequate development on the front-end electronics side, which now risks
to become the performance bottle-neck in a tracking or vertex-detecting system. This paper aims
to analyze the ultimate possible performance in timing of a typically-used front-end circuit, the
Trans-Impedance Amplifier, considering different possible circuit configurations. Evidence to the
preferable modes of operation in sensor read-out for timing measurement will be given.
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1 Introduction
An important emerging requirement in experimental high energy physics concerns the need of
introducing time measurements at the level of the single pixel sensor. As an example, the Ugrade-II
of the LHCb experiment at the CERN LHC, scheduled to take data in about a decade from now,
has requirements of concurrent space and time resolutions of the order of 10 𝜇m and at least 50 ps
respectively at the single pixel level [1]. Such a trend is foreseen to continue with more severe
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requirements in the subsequent generation of collider experiments [2], where time resolutions
in the range of 10-20 ps per hit will be necessary. This poses a number of different technical
issues both on the sensor and the front-end electronics side. Recent developments in fast silicon
sensors [3, 4] demonstrate that time resolutions of 30-20 ps are already reachable on the sensor side.
As a consequence, front-end electronics becomes a decisive limiting factor to high time resolution.
In order not to degrade the sensor performance, the time resolution requirement for the front-end
stage is having an electronic time jitter below 10 ps r.m.s, which is not trivial to obtain.
The problem of ps-fast front-end electronics can be attacked from different sides and points of
view. A first perspective could concern the distinction among different circuit solutions and input
stages. A second one concerns the technology choice (for example CMOS versus Si-Ge bipolar
or BiCMOS, having superior intrinsic performance in terms of speed, but other limitations, as
for example lower integration capabilities). A third one is about the problem of obtainable timing
performance within limited area and power budget. This last perspective is particularly important
about the development of pixels in vertex detectors with timing, where besides the input stage also a
high precision Time-to-Digital-Converter has to be integrated.
The design of integrated pixel electronics for high resolution deserves a dedicated treatment and
will be the subject of a separate work. The present paper is dedicated to explore the main requirements
on fast input stages from the circuit scheme and characteristics point of view. In particular, the
relationship and interaction between the characteristics of sensor and electronics are studied. This is
important to define a clear path between the sensor operation and performance and the front-end
design. Some simulation results on specific cases and specific values of sensor and electronics design
parameters are also given, so to gain evidence of the impact of the various solutions explored on the
timing performance of the System. Here and in the following the term System (with capital "S") will
be regularly referred to sensor and front-end electronics, coupled together as a unique device.
2 Characteristics of solid state sensors and timing
A solid state pixel sensor or, more commonly, a pixel, can be considered as a capacitive sensor where
the charge generated by ionization in the sensitive volume is collected at the electrodes by means
of a suitable read-out circuit. The starting process, however, is the generation of current signals by
induction, due to the movement of the charge carriers of both signs, made free by the ionizing tracks.
In no-timing applications, where only the amount of collected charge is of interest, it is common
practise to assimilate such current signals to delta-shaped pulses of infinitesimal duration. This is
perfectly justified by the common use of relatively slow charge-integrating front-end stages, which
make the charge collection time generally negligible. On the other hand, when timing issues are
concerned, the fine structure of signals induced at the electrodes is crucial to understand and decide
the final performance of the System. In particular, when design efforts on the sensor side provide
devices with charge collection times at the deep sub-ns level, front-end performance should be able
to exploit and not lose such an advantage.
When quoting the contributions to uncertainty in the measurement of time, the following main
quantities are normally considered:
𝜎t =
√
𝜎2tw + 𝜎2dr + 𝜎2TDC + 𝜎2un + 𝜎2ej , (2.1)
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where 𝜎tw (time-walk) depends on fluctuations of the signal amplitude, which cannot be
minimised by design but only by dedicated signal processing; 𝜎dr (delta-rays) depends on the effect
of longitudinally disuniformities in the energy deposit due to delta rays (Landau tail); 𝜎TDC depends
on the digital resolution of the electronics (conversion error). The 𝜎un contribution corresponds to
the time dispersion caused by unevenness in the signal shapes, which are due to the different possible
drift paths of the charge carriers in the sensor. The 𝜎un term depends only on the geometry of the
sensitive volume. In order to minimise the 𝜎un term, maximum uniformity in the electric field must
be obtained by design [5]. The 𝜎ej (electronic jitter) term depends on the front-end electronics rise
time and signal-to-noise ratio.
In the present work, we will not be interested on the effect of the 𝜎tw and 𝜎TDC terms. 𝜎tw
is considered a systematic uncertainty, which can be corrected by dedicated signal processing
techniques. Similarly, 𝜎TDC depends on the precision in time-to-digital conversion and not on the
front-end circuit.
The 𝜎dr and 𝜎un terms decide the intrinsic sensor speed. Recent studies demonstrate that average
time in charge collection distributions of 2-300 ps and standard deviations of 50-40 ps or less can
be obtained [4, 5]. Here we will not consider this aspect of the matter in any specific detail and
will tend to treat time distribution parameters of the sensors as System inputs. We will instead focus
the analysis on the 𝜎ej term, aiming to study the interaction of the front-end specifications and final
characteristics with the sensor behavior and performance. The aim is to understand which is the
optimal front-end to be designed for a given fast-timing sensor.
3 Front-end electronics for timing: the Trans-Impedance-Amplifier (TIA)
The traditional textbook solution for the read-out of capacitive sensors is the well-known Charge
Sensitive Amplifier (CSA), possibly followed by a suitable number of differentiating (CR) and
integrating (RC) stages, realising a so-called Shaper [6].
Actually, the CSA circuit is a particular case of a more general configuration, that is the
Trans-Impedance-Amplifier (TIA) with shunt-shunt feedback (FB-TIA), schematically shown if
figure 1 (left). In this circuit, a fraction of the voltage is taken at the output of the inverting amplifier
and is converted to a current by the impedance of the feedback path that is subtracted from the input.
This technique has the effect of lowering the input impedance of the amplifier (Miller effect) leading
to a circuit that integrates the input signal. In the ideal case the input capacitance is ≈ 𝐴𝐶 𝑓 and is
big enough to make the system independent of the detector capacitance giving the output voltage:
𝑉𝑜𝑢𝑡 = 𝑄𝑖𝑛/𝐶 𝑓 (3.1)
A simplified implementation of the TIA amplifier can be realized by a common-source NMOS
in a so-called self-biased topology (fig 1, right).
The ideal CSA behavior is achieved if the feedback resistance 𝑅 𝑓 and load resistance 𝑅𝐷 allow
a high open-loop gain 𝐴 and an input impedance seen by the current generator that is given by:
𝑍𝑖𝑛 ∼ 1
𝑠𝐶𝐷
‖ 𝑅 𝑓
𝐴(1 + 𝑠𝜏 𝑓 )
(3.2)
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Figure 1. General representation of the FB-TIA circuit (left). NMOS FB-TIA with a self-biased topology (right). The
current generator 𝐼𝐷 (𝑡) and the 𝐶𝐷 capacitance model the operation of the capacitive sensor.
where 𝜏 𝑓 = 𝑅 𝑓 𝐶 𝑓 . if 𝑅 𝑓 −→ ∞ and 𝐴𝐶 𝑓 >> 𝐶𝐷 , then we have
𝑍𝑖𝑛 ∼ 1
𝑠𝐴𝐶 𝑓
(3.3)
If the input current is considered as a Dirac Delta we have the input voltage:
𝑉𝑖𝑛 ∼ − 𝑄𝑖𝑛
𝐴𝐶 𝑓
(3.4)
and the output voltage:
𝑉𝑜𝑢𝑡 = −𝐴𝑉𝑖𝑛 = 𝑄𝑖𝑛
𝐶 𝑓
(3.5)
Equation 3.5 describes the behavior of an ideal CSA, with the assumption of an infinitely fast
amplifier (infinite bandwidth and slew-rate). A more realistic description can be obtain considering
the small signal model of the circuit, as given in figure 2.
Figure 2. Small signal model of the TIA
The input capacitance is given by the sum of the detector capacitance and the one from gate and
source of the NMOS transistor (𝐶𝑖𝑛 = 𝐶𝐷 + 𝐶𝑔𝑠). The output capacitance 𝐶𝐿 represent the total
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capacitance seen from the node 𝑉𝑜𝑢𝑡 to ground with open loop configuration and is given by the
capacitance 𝐶𝑑𝑠 and the input capacitance of the following stage. The resistance 𝑅𝐷 defines the gain
of the common source which in given by 𝐴 ∼ −𝑔𝑚𝑅𝐷 , where 𝑔𝑚 is the NMOS trans-conductance.
We can define the impedances (see figure 2):
𝑍𝑖𝑛 =
1
𝑠𝐶𝑖𝑛
𝑍 𝑓 =
𝑅 𝑓
1 + 𝑠𝜏 𝑓
𝑍𝑜𝑢𝑡 =
𝑅𝐷
1 + 𝑠𝜏𝐷
(3.6)
with the time constants: 𝜏 𝑓 = 𝑅 𝑓 𝐶 𝑓 ed 𝜏𝐷 = 𝑅𝐷𝐶𝐿 . From the output node we find the voltage
gain 𝐺𝑣 (𝑠):
𝑉𝑖𝑛 −𝑉𝑜𝑢𝑡
𝑍 𝑓
= 𝑔𝑚𝑉𝑖𝑛 + 𝑉𝑜𝑢𝑡
𝑍𝑜𝑢𝑡
(3.7)
and consequently:
𝐺𝑣 (𝑠) = 𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑍𝑜𝑢𝑡 (1 − 𝑔𝑚𝑍 𝑓 )
𝑍𝑜𝑢𝑡 + 𝑍 𝑓
. (3.8)
By replacing back the impedances, we obtain:
𝐺𝑣 (𝑠) =
𝑅𝐷 (1 + 𝑠𝜏 𝑓 − 𝑔𝑚𝑅 𝑓 )
𝑅 𝑓 (1 + 𝑠𝜏𝐷) + 𝑅𝐷 (1 + 𝑠𝜏 𝑓 )
. (3.9)
Introducing the parallel 𝑅∗ = 𝑅 𝑓 ‖ 𝑅𝐷 , the gain factor 𝐺0 = (𝑔𝑚𝑅∗ − 𝑅∗𝑅 𝑓 ) and the time
constants 𝜏∗𝑓 = 𝑅
∗𝐶 𝑓 and 𝜏∗𝐿 = 𝑅
∗(𝐶 𝑓 + 𝐶𝐿) the voltage gain can be written as:
𝐺𝑣 (𝑠) = −
𝐺0 − 𝑠𝜏∗𝑓
1 + 𝑠𝜏∗𝐿
(3.10)
The expression of 𝐺𝑣 (𝑠) shows a pole at frequency 𝑓𝑝 = 12𝜋𝜏∗𝐿 and a zero at 𝑓𝑧 =
𝐺0
2𝜋𝜏∗
𝑓
≈ 𝑔𝑚2𝜋𝐶 𝑓 .
We can find the input impedance from the current equation at the input node:
𝐼𝐷 + 𝑉𝑖𝑛
𝑍𝑖𝑛
+ 𝑉𝑖𝑛 −𝑉𝑜𝑢𝑡
𝑍 𝑓
= 0. (3.11)
Using equation 3.10 we get:
𝐼𝐷 = −𝑉𝑖𝑛
(
1
𝑍𝑖𝑛
+ 1
𝑍 𝑓
(1 − 𝐺𝑣 )
)
. (3.12)
The voltage at the input of the circuit is then given by:
𝑉𝑖𝑛 = −𝐼𝐷
𝑅 𝑓 (1 + 𝑠𝜏∗𝐿)
1 + 𝐺0 + 𝑠(𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 (1 + 𝐺0)) + 𝑅∗𝐶𝐿) + 𝑠2𝑅∗𝑅 𝑓 𝜉
(3.13)
with 𝜉 = 𝐶𝐿𝐶𝑖𝑛 + 𝐶𝐿𝐶 𝑓 + 𝐶𝑖𝑛𝐶 𝑓 . The input impedance is by definition:
𝑍𝑖𝑛 𝑓 =
𝑉𝑖𝑛
𝐼𝐷
=
𝑅 𝑓 (1 + 𝑠𝜏∗𝐿)
1 + 𝐺0 + 𝑠(𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 (1 + 𝐺0)) + 𝑅∗𝐶𝐿) + 𝑠2𝑅∗𝑅 𝑓 𝜉
, (3.14)
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from where the DC value of the input impedance can be derived, setting 𝑠 = 0 :
𝑍𝑖𝑛 𝑓 =
𝑅 𝑓
1 + 𝐺0
. (3.15)
The output voltage is the product of the input voltage 𝑉𝑖𝑛 by the voltage gain 𝐺𝑣 (𝑠). The
product cancels out the zero in 𝑉𝑖𝑛 (equation 3.13) but introduces the zero of the voltage gain 𝐺𝑣 (𝑠)
(equation 3.10):
𝑉𝑜𝑢𝑡 = 𝐼𝐷
𝑅 𝑓 (𝐺0 − 𝑠𝜏∗𝑓 )
1 + 𝐺0 + 𝑠(𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 (1 + 𝐺0)) + 𝑅∗𝐶𝐿) + 𝑠2𝑅∗𝑅 𝑓 𝜉
(3.16)
the trans-impedance of the circuit reads now:
𝑉𝑜𝑢𝑡
𝐼𝐷
=
𝑅 𝑓 (𝐺0 − 𝑠𝜏∗𝑓 )
1 + 𝐺0 + 𝑠(𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 (1 + 𝐺0)) + 𝑅∗𝐶𝐿) + 𝑠2𝑅∗𝑅 𝑓 𝜉
(3.17)
This important formula can be rearranged to introduce the natural frequency of the circuit 𝜔𝑛
and the damping factor 𝜁 (see also [7]). Ignoring the zero for now, we can write the trans-impedance
𝑅𝑚(𝑠) as:
𝑅𝑚(𝑠) = 𝐾
𝑠2 + 2𝜁𝜔𝑛𝑠 + 𝜔2𝑛
(3.18)
where 𝐾 = 𝑅 𝑓 𝐺0/(𝑅 𝑓 𝑅∗𝜉). The natural frequency is then given by:
𝜔𝑛 =
√
1 + 𝐺0
𝑅∗𝑅 𝑓 𝜉
(3.19)
since 1 + 𝐺0 ≈ 𝑔𝑚𝑅∗, it follows that:
𝜔𝑛 ≈
√
𝑔𝑚
𝑅 𝑓 (𝐶𝐿𝐶𝑖𝑛 + 𝐶𝐿𝐶 𝑓 + 𝐶𝑖𝑛𝐶 𝑓 )
(3.20)
which results independent of the load resistance 𝑅𝐷 . The expression of the damping factor 𝜁 is:
𝜁 =
1
2
(𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 (1 + 𝐺0)) + 𝑅∗𝐶𝐿)√(1 + 𝐺0)𝑅∗𝑅 𝑓 𝜉 . (3.21)
In general, if the damping factor 0 < 𝜁 < 1, the poles are complex conjugated and we have an
under-damped system, which can lead to an oscillating behavior. This condition is therefore to be
avoided. On the other hand, if 𝜁 >> 1, we get real and distinct poles and an over-dumped system [7].
Usually the system should be operated in a dumped condition, which is obtained at 𝜁 ≥ 1.
In order to simplify our discussion, in the following we choose the circuit components and DC
operating point in such a way to realize a critically dumped system (𝜁 = 1). In this way, we obtain
from equation 3.18 a second order transfer function with a unique negative pole:
𝑅𝑚(𝑠) = 𝐾(𝑠 + 𝜔𝑛)2
. (3.22)
Introducing the time constant:
𝜏 = 𝜏𝑛 =
1
𝜔𝑛
(3.23)
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and simplifying as follows (being 𝐺0 >> 1):
𝐾
𝜔2𝑛
=
𝑅 𝑓 𝐺0
𝑅 𝑓 𝑅∗𝜉
(
𝑅 𝑓 𝑅
∗𝜉
1 + 𝐺0
)
≈ 𝑅 𝑓 , (3.24)
we can write the transfer function of our TIA circuit as:
𝑅𝑚(𝑠) ≈
𝑅 𝑓
(1 + 𝑠𝜏)2 . (3.25)
In order to explicit the −3𝑑𝐵 frequency, we can consider:
𝑅𝑚( 𝑓−3𝑑𝐵) =
√
2
2
𝑅 𝑓 = 𝑅 𝑓
𝑓 2𝜏
( 𝑓 2𝜏 + 𝑓 2)
, (3.26)
and therefore:
𝑓−3𝑑𝐵 = 𝑓𝜏
(
2 −
√
2
2
) 1
2
≈ 0.54 · 𝑓𝜏 (3.27)
This frequency is about half of the natural frequency of the system 𝜔𝑛 ( 𝑓𝜏𝑛 = 12𝜋𝜏𝑛 ). If we don’t
ignore the zero at the numerator of equation 3.17, we have the trans-impedance:
𝑅𝑚(𝑠) =
𝑅 𝑓 𝐺0
1 + 𝐺0
(1 − 𝑠𝜏𝑧)
(1 + 𝑠𝜏)2 (3.28)
where 𝜏𝑧 = 𝑅∗𝐶 𝑓 /𝐺0 (time constant corresponding to the TIA frequency of the zero) and
𝐺0 = (𝑔𝑚𝑅∗ − 𝑅∗𝑅 𝑓 ) (DC gain). Equation 3.28 is at the basis of our next analysis about the timing
performance of the TIA circuit.
4 Analysis and characteristics of the TIA response
The trans-impedance in the s-domain 𝑅𝑚(𝑠) (equation 3.28) is the TIA transfer function (𝒯). This
needs to be convoluted with the detector current 𝐼𝐷 (𝑠) in order to get the output voltage of the circuit.
We consider here as an example the simplified condition of a 3D-trench sensor operating with charge
carriers both at saturation velocities. In this case, the current has a shape that can be modeled as
a simple rectangular pulse, having a width of duration 𝑡𝑐 (where 𝑡𝑐 is the charge collection time)
and an amplitude 𝐼0, such that the product 𝐼0 · 𝑡𝑐 equals the total charge 𝑄𝑖𝑛 deposited by a particle
(figure 3). This solution doesn’t take into account the different drift velocities of the carries but it is
still a more realistic description compared to describing the current pulse as a simple Dirac delta.
The current can then be expressed in the s-domain as:
𝐼𝐷 (𝑠) = 𝐼0 1 − 𝑒
−𝑠𝑡𝑐
𝑠
(4.1)
in the time domain it can be written as the product of two Heaviside step functions:
𝐼𝐷 (𝑡) = 𝐼0𝜃 (𝑡)𝜃 (𝑡𝑐 − 𝑡) (4.2)
The output voltage 𝑉𝑜𝑢𝑡 (𝑠) from the circuit with𝒯 = 𝑅𝑚(𝑠) can be written:
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Figure 3. Current pulse 𝐼𝐷 (𝑡) (left) for a 3D pixel sensor with trench geometry (right). The simulated signal
is obtained by TCoDe simulation [5]. The sizes of the pixel are 55 × 55 × 150 𝜇𝑚3.
𝑉𝑜𝑢𝑡 (𝑠) = 𝐼0 1 − 𝑒
−𝑠𝑡𝑐
𝑠
𝑅 𝑓 𝐺0
1 + 𝐺0
(1 − 𝑠𝜏𝑧)
(1 + 𝑠𝜏)2 (4.3)
taking the inverse Laplace transform in the time domain we have the signal:
𝑉𝑜𝑢𝑡 (𝑡) = L−1(𝑡)
{
𝐼0
1 − 𝑒−𝑠𝑡𝑐
𝑠
𝑅 𝑓 𝐺0
1 + 𝐺0
(1 − 𝑠𝜏𝑧)
(1 + 𝑠𝜏)2
}
(4.4)
The solution is:
𝑉𝑜𝑢𝑡 (𝑡) = 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
{[
1 − 𝑒− 𝑡𝜏
(
1 + 𝑡
𝜏
(
1 + 𝜏𝑧
𝜏
))]
−
𝜃 (𝑡 − 𝑡𝑐)
[
1 − 𝑒− (𝑡−𝑡𝑐 )𝜏
(
1 + (𝑡 − 𝑡𝑐)
𝜏
(
1 + 𝜏𝑧
𝜏
))]}
(4.5)
We now proceed to analyse the behavior of the TIA circuit by considering separately two
different operating conditions, distinguished by the size of the circuit time constant 𝜏 with respect to
the charge collection time 𝑡𝑐. As already discussed above, in both cases we choose to consider the
system to operate in a critically dumped condition (𝜁 = 1, see equations 3.21 and 3.22).
4.1 Condition I: 𝜁 ≈ 1 and 𝜏 >> 𝑡𝑐 (CS-TIA).
This condition is typical of a CSA where the value of the feedback resistor 𝑅 𝑓 is maximized to have
a better Signal over Noise ratio (SNR). This is an optimal configuration when the precision in the
signal amplitude measurement is important at the expenses of time resolution. In any case, the use of
the CSA configuration often remains a convenient compromise between overall performance and
power consumption.
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The bandwidth of the TIA is kept much smaller compared to the bandwidth of the current pulse
and consequently the shape of the current signal is not preserved. With a given trans-conductance
𝑔𝑚 of the input transistor, the output voltage reaches quickly the maximum achievable slope that then
decreases exponentially with time. When 𝑡 < 𝑡𝑐, we can ignore the factor 𝜃 (𝑡 − 𝑡𝑐) in equation 4.2,
because this term is still not contributing. We therefore get the output signal:
𝑉𝑜𝑢𝑡 (𝑡)𝑡<𝑡𝑐 = 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
{[
1 − 𝑒− 𝑡𝜏
(
1 + 𝑡
𝜏
(
1 + 𝜏𝑧
𝜏
))]
(4.6)
which has derivative:
𝑉
′
𝑜𝑢𝑡 (𝑡)𝑡<𝑡𝑐 = 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
{
𝑒−
𝑡
𝜏
𝜏
(
𝑡
𝜏
(
1 + 𝜏𝑧
𝜏
)
− 𝜏𝑧
𝜏
)}
(4.7)
This derivative equals zero at time 𝑡1:
𝑉
′
𝑜𝑢𝑡 (𝑡1)𝑡<𝑡𝑐 = 0 −→ 𝑡1 =
𝜏𝜏𝑧
𝜏 + 𝜏𝑧
(4.8)
In the CSA, the zero frequency is much smaller than the one corresponding to its poles, therefore
𝜏 >> 𝜏𝑧 and 𝑡1 ∼ 𝜏𝑧 . Substituting the 𝑡1 expression into equation 4.6 we get the voltage:
𝑉𝑜𝑢𝑡 (𝑡1)𝑡<𝑡𝑟 ≈ 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
(
1 − 𝑒− 𝜏𝑧𝜏 (𝜏
2
𝑧 + 𝜏𝜏𝑧 + 𝜏2)
𝜏2
)
(4.9)
This value is negative for current pulses with 𝐼0 > 0. A sinking current from the sensor leads to
a negative voltage at the input of the circuit and, since we have an inverting amplifier, the output
voltage has a positive edge. As a consequence, the output voltage has to be negative before the total
charge is collected and becomes positive only for 𝑡 > 𝑡𝑐 .
We now consider the second part of the equation 4.2, when 𝜃 (𝑡 − 𝑡𝑐) = 1. The output signal
expression becomes:
𝑉𝑜𝑢𝑡 (𝑡)𝑡>𝑡𝑐 = 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
𝑒−
𝑡
𝜏
(
𝑡
𝜏
(𝑒 𝑡𝑐𝜏 − 1) ( 𝜏𝑧 + 𝜏
𝜏
) + 𝑒
𝑡𝑐
𝜏 (𝜏2 − 𝑡𝑐 (𝜏 − 𝜏𝑧))
𝜏2
− 1
)
(4.10)
We can define:
𝐴 = 𝐼0
𝑅 𝑓 𝐺0
1 + 𝐺0
𝐵 = (𝑒 𝑡𝑐𝜏 − 1)
(
𝜏𝑧 + 𝜏
𝜏
)
𝐶 =
𝑒
𝑡𝑐
𝜏 (𝜏2 − 𝑡𝑐 (𝜏 − 𝜏𝑧))
𝜏2
− 1
and therefore equation 4.10 can be written as:
𝑉𝑜𝑢𝑡 (𝑡)𝑡>𝑡𝑐 = 𝐴𝑒
−𝑡
𝜏
(
𝐵
𝑡
𝜏
+ 𝐶
)
(4.11)
Taking the derivative of this expression, we find the peaking time 𝑇𝑝𝑒𝑎𝑘 :
𝑇𝑝𝑒𝑎𝑘 =
𝐵 − 𝐶
𝐵
𝜏 (4.12)
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𝑇𝑝𝑒𝑎𝑘 =
𝑒
𝑡𝑐
𝜏 (𝜏𝑧 (𝜏 − 𝑡𝑐) + 𝜏𝑡𝑐) − 𝜏𝜏𝑧
(𝜏𝑧 + 𝜏) (𝑒
𝑡𝑐
𝜏 − 1)
(4.13)
since 𝜏 >> 𝑡𝑐 we can take the limit for 𝑡𝑐 −→ 0, obtaining:
𝑇𝑝𝑒𝑎𝑘 =
𝜏2
(𝜏𝑧 + 𝜏)
≈ 𝜏 (4.14)
The output signal 𝑉𝑜𝑢𝑡 is plotted in figure 4. During charge collection, the signal is negative. At
𝑡 > 𝑡𝑐 the signal becomes positive with positive derivative, reaching a maximum at 𝑇𝑝𝑒𝑎𝑘 ≈ 𝜏. We
can anticipate here that this condition does not appear as the best possible one when the speed of the
sensor is to be fully exploited. We will come back extensively on this point in section 6. We now
analyze in further detail some relevant characteristics of the calculated circuit responses given in
equations 4.11 and 4.10.
𝑇𝑝𝑒𝑎𝑘
𝐼0
𝑉
𝑜
𝑙𝑡
𝑎
𝑔
𝑒
𝑇 𝑖𝑚𝑒
𝐼𝐷 (𝑡 )
𝑉𝑜𝑢𝑡 (𝑡 )
0 𝑡𝑐
𝐼0
𝑉
𝑜
𝑙𝑡
𝑎
𝑔
𝑒
𝑇 𝑖𝑚𝑒
𝐼𝐷 (𝑡 )
𝑉𝑜𝑢𝑡 (𝑡 )
Figure 4. Calculated output voltage 𝑉𝑜𝑢𝑡 in the CS-TIA configuration. Right: Due to the high peaking time (𝑇𝑝𝑒𝑎𝑘 ≈ 𝜏)
with respect to average collection time, the current signal can be approximated by a Delta function. Right: Detail of the
under-shoot during 𝑡 < 𝑡𝑐 .
𝑡0 0 𝑡𝑚𝑖𝑛𝑐 𝑡𝑚𝑎𝑥𝑐
Figure 5. Output voltage 𝑉𝑜𝑢𝑡 in the CS-TIA configuration for current pulses with different duration 𝑡𝑐 and same charge
𝑄𝑖𝑛 = 𝐼0 · 𝑡𝑐 (left). Detail of the under-shoot and slope of the signal for different 𝑡𝑐
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4.1.1 Slope of 𝑉𝑜𝑢𝑡 in CS-TIA
If the current pulse duration is much shorter compared to the time constant (𝜏 >> 𝑡𝑐), we have
that the slope of the signal after the induction is almost independent from 𝑡𝑐. As shown in figure 5,
different charge collection times lead to a delay of the signals but the initial slope is about the same.
The maximum slope for every current is reached at time 𝑡𝑐 and then decreases exponentially. We can
consider equation 4.10 to calculate the signal slope for 𝑡 > 𝑡𝑐 . The signal derivative is:
𝑉
′
𝑜𝑢𝑡 (𝑡)𝑡>𝑡𝑐 = −
𝑉𝑜𝑢𝑡 (𝑡)
𝜏
+ 𝐴 · 𝐵𝑒
− 𝑡𝜏
𝜏
(4.15)
setting 𝑡 = 𝑡𝑐 and using 𝑒
𝑡𝑐
𝜏 ≈ 1 we find:
𝑉
′
𝑜𝑢𝑡 (𝑡𝑐) ≈
𝐴 · 𝐵
𝜏
(1 − 𝑡𝑐
𝜏
− 𝐶
𝐵
) ≈ 𝐴 · 𝐵
𝜏
(1 − 𝑡𝑐
𝜏
+ 𝜏𝑧
𝜏𝑧 + 𝜏
) (4.16)
the terms 𝑡𝑐𝜏 and
𝜏𝑧
𝜏𝑧+𝜏 are small and with opposite sign, therefore we can write:
𝑉
′
𝑜𝑢𝑡 (𝑡𝑐) ≈
𝐴 · 𝐵
𝜏
=
𝐼0𝑅 𝑓 𝐺0
1 + 𝐺0
(𝑒 𝑡𝑐𝜏 − 1)
(
𝜏𝑧 + 𝜏
𝜏2
)
≈ 𝐼0𝑅 𝑓 𝐺0
1 + 𝐺0
𝑡𝑐
𝜏
(
𝜏𝑧 + 𝜏
𝜏2
)
(4.17)
𝑉
′
𝑜𝑢𝑡 (𝑡𝑐) ≈
𝐼0𝑅 𝑓 𝐺0
1 + 𝐺0
𝑡𝑐
𝜏
(
𝜏𝑧 + 𝜏
𝜏2
)
≈ 𝐺0
1 + 𝐺0
𝑄𝑖𝑛𝑅 𝑓
(
1
𝜏 · 𝑇𝑝𝑒𝑎𝑘
)
(4.18)
Being 𝑇𝑝𝑒𝑎𝑘 ≈ 𝜏 (equation 4.14) and considering that 𝐺01+𝐺0 ≈ 1 we can write the slope of the
signal as:
𝑉
′
𝑜𝑢𝑡 (𝑡𝑐) ≈
𝑄𝑖𝑛𝑅 𝑓
𝜏2
(4.19)
using equation 3.23 and the expression of 𝜔𝑛 found in equation 3.20:
𝑑𝑉
𝑑𝑡
≈ 𝑄𝑖𝑛 · 𝑔𝑚
𝜉
(4.20)
𝑑𝑉
𝑑𝑡
≈ 𝑄𝑖𝑛 · 𝑔𝑚(𝐶𝐿𝐶𝑖𝑛 + 𝐶𝐿𝐶 𝑓 + 𝐶𝑖𝑛𝐶 𝑓 )
(4.21)
The slope of the signal can be estimated just considering the input charge 𝑄𝑖𝑛, the trans-
conductance 𝑔𝑚 of the first amplifier stage and the circuit capacitances through the quantity
𝜉.
4.1.2 Output Voltage Noise 𝜎𝑉 in CS-TIA
We can identify three noise sources in the TIA (figure 1, right). Two sources are due to the resistances
𝑅 𝑓 and 𝑅𝐷 , and a third source is due to the MOS transistor and more precisely depends on its
trans-conductance 𝑔𝑚 and 𝛾 factor (𝛾 ∼ 23 but becomes higher for deep sub-micron technologies).
The load can be provided by another MOS transistor and in that case the noise will also depend
on the trans-conductance of the load element. Figure 6 shows the circuit with its identified noise
sources [7].
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Figure 6. noise sources of the Feedback TIA
The calculation of the noise can be found in Appendix A, here we report the results:
𝜎𝑣,𝑀1 =
√
𝑘𝐵𝑇𝛾
2
𝐶 𝑓 + 𝐶𝑖𝑛
𝜉
3
4
𝑔𝑚
1
4 𝑅 𝑓
1
4 (4.22)
𝜎𝑣,𝑅𝐷 =
√
𝑘𝐵𝑇
2𝑅𝐷
𝐶 𝑓 + 𝐶𝑖𝑛
𝑔𝑚
1
4 𝜉
3
4
𝑅 𝑓
1
4 (4.23)
𝜎𝑣,𝑅 𝑓 =
√
𝑘𝐵𝑇
2
𝑔𝑚
1
4
𝑅 𝑓
3
4 𝜉
1
4
(4.24)
where 𝜉 = 𝐶 𝑓 𝐶𝑖𝑛 + 𝐶 𝑓 𝐶𝐿 + 𝐶𝐿𝐶𝑖𝑛.
The transistor noise is proportional to the trans-conductance 𝑔𝑚. It is known that increasing 𝑔𝑚
by an increase of the bias current leads to a smaller output resistance of the transistor that decreases
the voltage gain and the output noise. In this case, the noise value is considered keeping the circuit
in a condition where the damping factor 𝜁 stays equals unity so that we are in a critically damped
system. Changing one parameter (for example 𝑅 𝑓 ) leads to a change in both the natural frequency
and damping factor. The effect of this on noise must be carefully considered as it changes the power
spectral density of the noise sources (figure 7).
The total noise is given adding in quadrature the three noise sources:
𝜎𝑣,𝑇𝑂𝑇 =
√
𝜎2𝑣,𝑀1 + 𝜎2𝑣,𝑅 𝑓 + 𝜎2𝑣,𝑅𝐷 (4.25)
The voltage peak can be calculated using the 𝑇𝑝𝑒𝑎𝑘 expression given in equation 4.13 and is
given by:
𝑉 𝑝𝑒𝑎𝑘𝑜𝑢𝑡 ≈ 𝑉𝑜𝑢𝑡 (𝜏)𝑡>𝑡𝑐 = 𝐴𝑒−1
(
𝐵 + 𝐶
)
(4.26)
replacing 𝐴, 𝐵, 𝐶 with the values defined in equation 4.1 and considering 𝑒
𝑡𝑐
𝜏 ≈ (1− 𝑡𝑐𝜏 ) we get:
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Figure 7. Left: example of Noise Power Spectral Density contributions of 𝑅 𝑓 ,𝑅𝐷 and transistor 𝑀1. Right:
output noise for different damping factor 𝜁 obtained by changing the value of 𝑅 𝑓 .
𝑉 𝑝𝑒𝑎𝑘𝑜𝑢𝑡 ≈
𝐺0
1 + 𝐺0
𝑄𝑖𝑛𝑅 𝑓
𝑒
(
𝜏(𝜏 − 𝑡𝑐) − 𝑡𝑐𝜏𝑧
𝜏3
)
(4.27)
𝑉 𝑝𝑒𝑎𝑘𝑜𝑢𝑡 ≈
𝑄𝑖𝑛𝑅 𝑓
𝑒𝜏
(4.28)
As an example, considering only the noise contribution of 𝑀1 the SNR can be written:
𝑆𝑁𝑅𝑜𝑢𝑡,𝑀1 ≈
√
2
𝑘𝐵𝑇𝛾
𝑄𝑖𝑛
𝑒(𝐶𝑖𝑛 + 𝐶 𝑓 )
(𝑔𝑚𝑅 𝑓 𝜉)
1
4 (4.29)
The expressions obtained in this section will be the main ingredients for our discussion on
timing performance of the CSA which we will cover below.
4.1.3 Front-end Jitter in CS-TIA
Starting from equations 4.19 and 5.3, the CSA jitter can be written:
𝜎𝑗 =
𝜎𝑉 𝜏
2
𝑄𝑖𝑛𝑅 𝑓
(4.30)
Using equation 4.21, we can make clear the trans-conductance 𝑔𝑚 and the circuit capacitances
through the quantity 𝜉 = 𝐶𝐿𝐶𝑖𝑛 + 𝐶𝐿𝐶 𝑓 + 𝐶 𝑓 𝐶𝑖𝑛:
𝜎𝑗 =
𝜎𝑉 𝜉
𝑄𝑖𝑛𝑔𝑚
(4.31)
Considering the noise calculated in subsection 4.1.2, we can calculate the contribution to the
time resolution given by the single noise sources:
𝜎𝑗 ,𝑀1 =
√
𝑘𝐵𝑇𝛾
2
𝐶 𝑓 + 𝐶𝑖𝑛
𝑄𝑖𝑛 · 𝑔
3
4
𝑚
(𝜉𝑅 𝑓 )
1
4 (4.32)
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𝜎𝑗 ,𝑅 𝑓 =
√
𝑘𝐵𝑇
2
𝜉
3
4
𝑄𝑖𝑛𝑅 𝑓
1
4 𝑔𝑚
3
4
(4.33)
𝜎𝑗 ,𝑅𝐷 =
√
𝑘𝐵𝑇
2𝑅𝐷
𝐶 𝑓 + 𝐶𝑖𝑛
𝑄𝑖𝑛 · 𝑔𝑚 54
(
𝑅 𝑓
𝜉
) 1
4
(4.34)
summing in quadrature to find the total jitter:
𝜎𝑗 ,𝑇𝑂𝑇 =
√
𝜎2𝑗 ,𝑀1 + 𝜎2𝑗 ,𝑅 𝑓 + 𝜎2𝑗 ,𝑅𝐷 (4.35)
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Figure 8. Jitter estimate for different 𝑄𝑖𝑛 using equation 4.31.
Equation 4.35 estimates the minimum jitter that can be reached in this topology. Since the
derivative is taken at time 𝑡 = 𝑡𝑐 , we are considering the maximum slope when the signal is still close
to zero. in the real case, we need to set a threshold with a value higher than the noise. Therefore, the
jitter depends on the value chosen for the threshold ad since the slope decreases exponentially, a
higher threshold means higher jitter. Equation 4.31 is still useful to have a rough evaluation of the
performance achievable with a FB-TIA configuration such that 𝜏 >> 𝑡𝑐 . Considering as an example
a circuit with having 𝜏 = 12𝑛𝑠, feedback resistance 𝑅 𝑓 = 3𝑀Ω, 𝑆𝑁𝑅 = 100, with an input charge
𝑄𝑖𝑛 = 2 𝑓 𝐶 the achievable jitter is in the order of 40 𝑝𝑠 (figure 8).
4.1.4 Example of CS-TIA circuit optimization
In the present subsection, we use the jitter expressions above to suitably size the value of 𝑔𝑚 for
minimum jitter, while still respecting the stability conditions of the amplifying stage.
Supposing the most significant noise source is given by the transistor 𝑀1, then we can find the
optimum jitter solving the following system:
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𝐽𝑖𝑡𝑡𝑒𝑟𝑜𝑝𝑡
{
𝜎𝑗 ,𝑀1 < 𝜎𝑗 ,𝑇 𝑎𝑟𝑔𝑒𝑡
𝜁 = 1
(4.36)
𝐽𝑖𝑡𝑡𝑒𝑟𝑜𝑝𝑡
⎧⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎩
√
𝑘𝐵𝑇 𝛾
2
𝐶 𝑓 +𝐶𝑖𝑛
𝑄𝑖𝑛 ·𝑔𝑚
3
4
(𝜉𝑅 𝑓 ) 14 < 𝜎𝑗 ,𝑇 𝑎𝑟𝑔𝑒𝑡
(𝑅 𝑓 (𝐶𝑖𝑛+𝐶 𝑓 (1+𝐺0))+𝑅∗𝐶𝐿)√
(1+𝐺0)𝑅∗𝑅 𝑓 𝜉
= 2
(4.37)
the first condition ask that the jitter is lower then the target value that is needed, while the second
equation is to make sure that the system stay stable with a critically damped behavior. Introducing
𝑔𝑚 in the second equation we get:
𝐽𝑖𝑡𝑡𝑒𝑟𝑜𝑝𝑡
⎧⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎩
√
𝑘𝐵𝑇 𝛾
2
𝐶 𝑓 +𝐶𝑖𝑛
𝑄𝑖𝑛 ·𝑔𝑚
3
4
(𝜉𝑅 𝑓 ) 14 < 𝜎𝑗 ,𝑇 𝑎𝑟𝑔𝑒𝑡
𝑅 𝑓 (𝐶 𝑓 (1+𝑔𝑚𝑅𝐷))+𝑅𝐷𝐶𝐿+(𝑅 𝑓 +𝑅𝐷)𝐶𝑖𝑛√
(1+𝑔𝑚𝑅𝐷)𝑅𝐷𝑅 𝑓 𝜉
= 2
(4.38)
Supposing we want to decrease the jitter doubling 𝑔𝑚, the first equation tells us that the jitter
decreases by a factor of 2 34 ≈ 1.68 while the second equation implies that the damping factor
increases by a factor of about
√
2 ≈ 1.414 (𝜁 ∝ √𝑔𝑚). In this case we would have to decrease 𝑅 𝑓 by
the same factor to have still a critically damped system (since 𝜁 ∝
√
𝑅 𝑓 ). If we double 𝑔𝑚 and halve
𝑅 𝑓 the jitter becomes:
𝜎𝑗 ,𝑀1,𝑛𝑒𝑤 ≈
1
21/4 · 23/4𝜎𝑗 ,𝑀1,𝑜𝑙𝑑 =
𝜎𝑗 ,𝑀1,𝑜𝑙𝑑
2
(4.39)
Assuming that the values of the other components 𝐶𝐷 , 𝑅𝐷 , 𝐶 𝑓 , 𝐶𝐿 don’t change, we would end
up with half the jitter due to 𝑀1. Changing the biasing changes the output resistance of the transistor
(𝑟0) that is in parallel with 𝑅𝐷 ( 𝑟0 ∝ 1𝜆𝐼𝑏𝑖𝑎𝑠 , where 𝜆 is the channel lenght modulation coefficient).
This has to be taken into account in the specific case. Following this method, it is possible for
example to make explicit the design parameters𝑊, 𝐿 and optimize the size of the input transistor.
Considering the other two jitter contributions we find:
𝜎𝑗 ,𝑅𝐷 ,𝑛𝑒𝑤 ≈
1
21/4 · 25/4𝜎𝑗 ,𝑅𝐷 ,𝑜𝑙𝑑 =
𝜎𝑗 ,𝑅𝐷 ,𝑜𝑙𝑑
232
(4.40)
the jitter due to 𝑅 𝑓 becomes:
𝜎𝑗 ,𝑅 𝑓 ,𝑛𝑒𝑤 ≈
21/4
23/4·𝜎𝑗 ,𝑅 𝑓 𝑜𝑙𝑑 =
𝜎𝑗 ,𝑅 𝑓 ,𝑜𝑙𝑑√
2
(4.41)
doubling the 𝑔𝑚 and halving the feedback resistance decreases all the three jitter contributions that
we are considering.
– 15 –
4.2 Condition II: 𝜁 ≈ 1 and 𝜏 ≈ 𝑡𝑐 (Fast-TIA).
A possible solution for realizing a FB-TIA having a time constant of the same order of the charge
collection time 𝑡𝑐 is using the same self-biased scheme of figure 1, but implemented with a high-
bandwidth Si-Ge bipolar transistor stage, as illustrated in figure 9. It is thus possible to take advantage
of the benefits of the Si-Ge devices that allow small input capacitances and high-frequency transitions
of the order of 100 GHz also for discrete-component circuit solutions.
Figure 9. Schematic of the FB-TIA with bipolar transistor NPN (left) and corresponding Small signal model (right).
The difference with the MOS solution is that now a bias current 𝐼𝑏 flows through the feedback
resistance 𝑅 𝑓 , giving a dynamic input resistance 𝑟𝜋 , defined as:
𝑟𝜋 =
𝑉𝑇
𝐼𝑏
(4.42)
where 𝑉𝑇 = 𝑘𝐵𝑇𝑒 ≈ 26𝑚𝑉 at 300 K. The circuit small signal model (figure 9, right) can be used
to solve the circuit in detail. We calculate the input voltage 𝑉𝑖𝑛 (𝑠), the natural frequency 𝜔𝑛 and the
damping factor 𝜁 :
𝑉𝑖𝑛 (𝑠) = −𝐼𝐷
𝑟𝜋 (𝑅 𝑓 + 𝑅𝐶 + 𝑠𝑅 𝑓 𝑅𝐶 (𝐶 𝑓 + 𝐶𝐿))
(𝑅 𝑓 𝑅𝐶𝑟𝜋𝜉) (𝑠2 + 2𝜁𝜔𝑛𝑠 + 𝜔2𝑛)
(4.43)
𝜔𝑛 =
√
𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶 + 𝑅 𝑓
𝑅 𝑓 𝑅𝐶𝑟𝜋𝜉
(4.44)
𝜁 =
1
2
{
𝑟𝜋𝐶𝑖𝑛 (𝑅 𝑓 + 𝑅𝐶) + 𝑅 𝑓 𝐶 𝑓 (𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶) + 𝑅𝐶𝐶𝐿 (𝑅 𝑓 + 𝑟𝜋)√(𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶 + 𝑅 𝑓 )𝑅 𝑓 𝑅𝐶𝑟𝜋𝜉
}
(4.45)
The zero found in the voltage gain (equation 3.10) can be neglected due to the very high
trans-conductance 𝑔𝑚 of our Si-Ge BJT, which takes the frequency corresponding to the zero time
constant 𝜏𝑧 to extremely high values. The voltage gain is then given by:
𝐺𝑣 (𝑠) = −
(𝑔𝑚𝑅 𝑓 − 1)𝑅𝐶
𝑅 𝑓 + 𝑅𝐶 + 𝑠𝑅𝐶𝑅 𝑓 (𝐶 𝑓 + 𝐶𝐿)
. (4.46)
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Also in this case, we can simplify the transfer function considering a critically dumped behavior
(𝜁 ≈ 1). The output voltage becomes:
𝑉𝑜𝑢𝑡 (𝑠) = 𝐼𝐷
𝑟𝜋𝑅𝐶 (𝑔𝑚𝑅 𝑓 − 1)
(𝑅 𝑓 + 𝑅𝐶 + 𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶)) (1 + 𝑠𝜏)2
. (4.47)
Defining the trans-impedance:
𝑅𝑚0 =
𝑟𝜋𝑔𝑚𝑅𝐶𝑅 𝑓 − 𝑟𝜋
(𝑅 𝑓 + 𝑅𝐶 + 𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶)
, (4.48)
that can be approximated using 𝑅∗ = 𝑅 𝑓 | |𝑅𝐶 and 𝑅𝑖𝑛 = 𝑟𝜋 (𝑅 𝑓 +𝑅𝐶 )(𝑅 𝑓 +𝑅𝐶+𝑟𝜋 (1+𝑔𝑚𝑅𝐶 )) :
𝑅𝑚0 ≈ 𝑔𝑚𝑅∗𝑅𝑖𝑛 (4.49)
we finally obtain the trans-impedance of the circuit:
𝑅𝑚(𝑠) =
𝑅𝑚0
(1 + 𝑠𝜏)2 (4.50)
The output voltage is given by the convolution with the current pulse defined in equation 4.2,
and reads:
𝑉𝑜𝑢𝑡 (𝑡) = L−1(𝑡)
{
𝐼0
1 − 𝑒−𝑠𝑡𝑐
𝑠
𝑅𝑚0
(1 + 𝑠𝜏)2
}
(4.51)
for 𝜁 = 1 e 𝑡𝑐 = 𝜏 we obtain the voltage output given by:
𝑉𝑜𝑢𝑡 (𝑡) = 𝐼0𝑅𝑚0
{[
1 − 𝑒− 𝑡𝜏
(
1 + 𝑡𝜏
)]
− 𝜃 (𝑡 − 𝑡𝑐)
[
1 − 𝑒− (𝑡−𝑡𝑐 )𝜏
(
1 + (𝑡−𝑡𝑐)𝜏
)]}
(4.52)
4.2.1 Slope of 𝑉𝑜𝑢𝑡 in Fast-TIA
When the time constant of the circuit 𝜏 is of the same order of the charge collection time 𝑡𝑐, the
front-end output signal can reach the maximum slope before the charge is completely collected at the
sensor electrodes. We can demonstrate this taking the derivative of the first part of the solution 4.52
which reads:
𝑉
′
𝑜𝑢𝑡 (𝑡)𝑡<𝑡𝑐 =
𝐼0𝑅𝑚0
𝜏2
𝑒−
𝑡
𝜏 𝑡 (4.53)
Taking the second derivative we get:
𝑉
′′
𝑜𝑢𝑡 (𝑡)𝑡<𝑡𝑐 =
𝐼0𝑅𝑚0
𝜏2
𝑒−
𝑡
𝜏
(
1 − 𝑡
𝜏
)
(4.54)
the maximum slope is reached at time 𝑡 = 𝜏 and since we are implying 𝑡𝑐 = 𝜏 we have the slope:(
𝑑𝑉
𝑑𝑡
)
𝑚𝑎𝑥
=
𝑄𝑖𝑛𝑅𝑚0
𝑒𝜏2
. (4.55)
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Using the definitions of 𝜏 and 𝑅𝑚0 we find:(
𝑑𝑉
𝑑𝑡
)
𝑚𝑎𝑥
=
𝑄𝑖𝑛 (𝑔𝑚 − 1𝑅 𝑓 𝑅𝐶 )
𝜉𝑒
. (4.56)
Usually 1𝑅 𝑓 𝑅𝐶 << 𝑔𝑚 and we have a solution similar to the MOS transistor case with 𝜏 >> 𝑡𝑐 ,
with the difference of the factor 𝑒 ∼ 2.71 at the denominator:(
𝑑𝑉
𝑑𝑡
)
𝑚𝑎𝑥
=
𝑄𝑖𝑛𝑔𝑚
𝜉𝑒
(4.57)
To find the peaking time 𝑇𝑝𝑒𝑎𝑘 and voltage peak 𝑉𝑝𝑒𝑎𝑘 we consider the solution for 𝑡 > 𝑡𝑐:
𝑇𝑝𝑒𝑎𝑘 = 𝜏
𝑒
𝑒 − 1 ≈ 1.582 · 𝜏 (4.58)
𝑉𝑝𝑒𝑎𝑘 = 𝐼0𝑅𝑚0𝑒
−
(
𝑒
𝑒−1
)
(𝑒 − 1) (4.59)
𝑉𝑝𝑒𝑎𝑘 ≈ 0.353 · 𝐼0𝑅𝑚0 (4.60)
The voltage at time 𝑡 = 𝜏, that is the maximum slope voltage, is:
𝑉 𝑀𝑎𝑥
𝑆𝑙𝑜𝑝𝑒
= 𝐼0𝑅𝑚0
( 𝑒 − 2
𝑒
) ≈ 0.264 · 𝐼0𝑅𝑚0 (4.61)
taking the ratio between 𝑉 𝑀𝑎𝑥
𝑆𝑙𝑜𝑝𝑒
and 𝑉𝑝𝑒𝑎𝑘 we find:
𝑉 𝑀𝑎𝑥
𝑆𝑙𝑜𝑝𝑒
≈ 0.748 · 𝑉𝑝𝑒𝑎𝑘 (4.62)
In our condition of 𝑡𝑐 = 𝜏, the maximum slope is reached at about 75% of the peaking value
(figure 10). This means that for an amplifier with short time constant the threshold has to be set to an
higher value compared to the CSA solution to minimize the electronic jitter (see also section 6).
4.2.2 Noise in Fast-TIA
The noise introduced by a bipolar transistor is due to two correlated shot noise sources which cause
fluctuations in the bias currents 𝐼𝑏 and 𝐼𝑐 . The Power Spectral Densities (PSD) for this two sources
are:
𝐼2𝑛,𝑏 =
2𝑘𝐵𝑇
𝑟𝜋
𝐼2𝑛,𝑐 = 2𝑘𝐵𝑇𝑔𝑚 (4.63)
the other two noise sources are given by the resistor 𝑅 𝑓 and 𝑅𝐷 . For the calculation of the
single noise contributions see appendix B, here we report the results:
𝜎2𝑣,𝑏 =
𝑘𝐵𝑇
4𝑟𝜋𝜏
(𝑔𝑚𝑅∗𝑅𝑖𝑛)2 (4.64)
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Figure 10. Output signal and its derivative for a FB-TIA in Condition II (𝜏 ≈ 𝑡𝑐 and 𝜁 ≈ 1)
Figure 11. Small signal model for the noise sources of a self-biased circuit implemented with BJT
𝜎2𝑣,𝑐 =
𝑘𝐵𝑇𝑔𝑚
4𝜏
(
𝑅2𝑜𝑢𝑡 +
𝑅∗𝑅𝑖𝑛 (𝐶𝑖𝑛 + 𝐶 𝑓 )2
𝜉
)
(4.65)
𝜎2𝑣,𝑅𝐶 ≈
𝑘𝐵𝑇
2𝜏𝑅𝐶
(
𝑅2𝑜𝑢𝑡 + 𝑅∗𝑅𝑖𝑛
𝐶𝑖𝑛
𝐶𝐿
)
(4.66)
𝜎2𝑣,𝑅 𝑓 =
𝑘𝐵𝑇𝑅 𝑓
(1 + 𝑅 𝑓 +𝑅𝐶𝑟𝜋𝑔𝑚𝑅𝐶 )2
1
2𝜏
(4.67)
As an example the signal to noise ratio (𝑆𝑁𝑅) considering only the source 𝐼2𝑛,𝑏 and the expression
for 𝑉𝑝𝑒𝑎𝑘 (eq. 4.60) is given by:
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𝑆𝑁𝑅 ≈ 0.7 · 𝐼0
√
𝑟𝜋𝜏
𝑘𝐵𝑇
(4.68)
4.2.3 Front-end Jitter in Fast-TIA
In the case of 𝜏 ∼ 𝑡𝑐 and large bandwidth, usually the most significant noise source is given by the
fluctuations of the bias current 𝐼𝑏. The jitter given by this source can be written:
𝜎𝑗 ,𝑏 =
√
𝑘𝐵𝑇
4𝑟𝜋
𝑒
𝑄𝑖𝑛
𝜏
3
2 (4.69)
the dependence on 𝑔𝑚,(and therefore on power consumption), is implicit since the time constant
𝜏 depends on 𝑔𝑚 . Also in this case we have that the jitter is proportional to 𝑔
− 34
𝑚 . however, for
BJT-TIA implementation, the relationship with power consumption is more complicated than in the
MOS case. For a bipolar transistor, higher trans-conductance 𝑔𝑚 means higher bias current 𝐼𝑏 that
causes the dynamic resistance 𝑟𝜋 to decrease (eq. 4.42). This means that the time constant changes
together with the damping factor 𝜁 , thus changing the damping behavior of the circuit. Using Eq.
4.69, we can obtain an estimate of the achievable jitter when: 𝜏 ∼ 𝑡𝑐 , 𝜁 ∼ 1 and the threshold is set
to 𝑉 𝑀𝑎𝑥
𝑆𝑙𝑜𝑝𝑒
.
4.2.4 Example of Fast-TIA circuit
A clearer explanation of what obtained in the previous sections can be given using a circuit example
with given specifications. Referring to figure 9, let’s consider a circuit with the following component
values:
𝑅 𝑓 = 4𝑘Ω 𝑅𝐶 = 35Ω 𝑔𝑚 = 0.78𝑆 𝑟𝜋 = 300Ω
𝐶𝐷 = 1𝑝𝐹 𝐶𝑏𝑒 = 0.5𝑝𝐹 𝐶 𝑓 = 60 𝑓 𝐹 𝐶𝐿 = 6𝑝𝐹
𝐶𝑖𝑛 = 1.5𝑝𝐹 𝑅∗ = 34.69Ω 𝑅𝑖𝑛 = 96.64Ω 𝑅𝑜𝑢𝑡 = 12.01Ω
with these values we have the following natural frequency and damping factor:
𝜔𝑛 = 5.61 · 109𝑟𝑎𝑑/𝑠 𝜏 = 178𝑝𝑠 𝜁 = 1.09
If the current pulse has 𝑡𝑐 = 150 𝑝𝑠, 𝑄𝑖𝑛 = 2 𝑓 𝐶, 𝐼0 = 𝑄𝑖𝑛𝑡𝑐 = 13.33𝜇𝐴, while the trans-impedance is
𝑅𝑚0 = 2.61𝑘Ω. We have then the signal:
𝑉𝑜𝑢𝑡 (𝑡) =
{
𝐼0𝑅𝑚0 (1 − 𝑒−
𝑡
𝜏 (1 + 𝑡𝜏 )) if 𝑡 < 𝑡𝑐
𝐼0𝑅𝑚0 (𝑒−
𝑡−𝑡𝑐
𝜏 (1 + 𝑡−𝑡𝑐𝜏 ) − 𝑒−
𝑡
𝜏 (1 + 𝑡𝜏 )) if 𝑡 > 𝑡𝑐
(4.70)
Figure 12 (left) shows the output signal. Since we have 𝑡𝑐 slightly smaller than 𝜏, the maximum
slope is reached before the time 𝑡 = 𝜏 and exactly at time 𝑡 = 𝑡𝑐 . The voltage 𝑉𝑝𝑒𝑎𝑘 equation 4.60 is
smaller compared to the condition 𝑡𝑐 = 𝜏:
𝑉𝑝𝑒𝑎𝑘 ≈ 10.24𝑚𝑉 < 0.353 · 𝐼0𝑅𝑚0 = 12.28𝑚𝑉 (4.71)
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Figure 12. Output voltage 𝑉𝑜𝑢𝑡 (𝑡) with current pulse 𝐼𝐷 (𝑡) (left), output voltage 𝑉𝑜𝑢𝑡 (𝑡) and output voltage
derivative 𝑉 ′𝑜𝑢𝑡 (𝑡) (right) .
for the peaking time 𝑇𝑝𝑒𝑎𝑘 we get:
𝑇𝑝𝑒𝑎𝑘 = 262𝑝𝑠 < 1.58 · 𝜏 = 281𝑝𝑠 (4.72)
for the slope of the signal we have that, since the pulse is shorter than the time constant 𝜏, the
derivative has a higher value:
𝑉
′
𝑜𝑢𝑡 (𝑡𝑐) =
𝐼0𝑅𝑚0
𝜏2
𝑡𝑐 · 𝑒−
𝑡𝑐
𝜏 (4.73)
(
𝑑𝑉
𝑑𝑡
)
𝑚𝑎𝑥
=
𝑄𝑖𝑛𝑅𝑚0
𝜏2
𝑒−
𝑡𝑐
𝜏 ≈ 0.071𝑚𝑉
𝑝𝑠
>
𝑄𝑖𝑛𝑅𝑚0
𝜏2𝑒
≈ 0.061𝑚𝑉
𝑝𝑠
(4.74)
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Figure 13. Power Spectral Density of the output noise 𝜎𝑉𝑜𝑢𝑡
Figure 12 (right) shows the output signal together with the derivative 𝑉 ′𝑜𝑢𝑡 . The derivative has a
minimum corresponding to the condition of maximum descent. The noise of this circuit has the PSD
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shown in figure 13. The noise contributions can be specified as:
𝜎𝑣,𝑏 = 449.9𝜇𝑉
𝜎𝑣,𝑅 𝑓 = 119.5𝜇𝑉
𝜎𝑣,𝑐 = 57.8𝜇𝑉
𝜎𝑣,𝑅𝐶 = 18.5𝜇𝑉
The total noise is:
𝜎𝑣,𝑇𝑂𝑇 = 469.5𝜇𝑉
The dominant term is 𝜎𝑣,𝑏 as can be seen from 13.
Using the calculated noise and the slope of the signal we can estimate the jitter of the circuit as:
𝜎𝑗 =
𝜎𝑣,𝑇𝑂𝑇
𝑑𝑉
𝑑𝑡
𝜎𝑗 = 6.61𝑝𝑠 (4.75)
The closed loop gain of the circuit is about 28.6𝑑𝐵 with a frequency cut 𝑓𝜏𝐿 = 12𝜋𝑅∗ (𝐶𝐿+𝐶 𝑓 ) =
757𝑀𝐻𝑧. The trans-impedance 𝑅𝑚 (equation 4.50) is shown in figure 14 and has a value of 𝑅𝑚0 =
2.61𝑘Ω = 68.33𝑑𝐵Ω, while the frequency cut is given by equation 3.27 and reads 𝑓−3𝑑𝐵 ≈ 483𝑀ℎ𝑧.
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Figure 14. Voltage gain 𝐺𝑣 ( 𝑓 ) (left), and trans-impedance 𝑅𝑚 ( 𝑓 ) (right)
The transfer function 𝑅𝑚(𝑠) has to be convoluted with the current pulse 𝐼𝐷 (𝑠) that in the
frequency domain has the spectrum of the 𝑆𝑖𝑛𝑐( 𝑓 ) function (figure 15).
𝐼𝐷 ( 𝑓 ) = 𝐼0 𝑆𝑖𝑛(𝜋𝑡𝑐 𝑓 )
𝜋𝑡𝑐 𝑓
(4.76)
The trans-impedance 𝑅𝑚(𝑠) acts as a filter by amplifying some frequencies while suppressing
others. The spectrum of the signal reach the first zero at frequency 𝑓 = 1𝑡𝑐 that for a pulse with
𝑡𝑐 = 150 𝑝𝑠 means 𝑓 ∼ 6.6 𝐺𝐻𝑧. To find the optimal amplifier time constant needed to process the
significant (fast) part of the input current pulse, we can consider the −3𝑑𝐵 Bandwidth of the signal
defined as:
|𝑆𝑖𝑛(𝜋𝑡𝑐 𝑓 ) |
|𝜋𝑡𝑐 𝑓 |
=
√
2
2
(4.77)
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Figure 15. trans-impedance 𝑅𝑚 ( 𝑓 ) and Fourier transform of 𝐼𝐷 (𝑠)
approximating |𝑆𝑖𝑛(𝜋𝑡𝑐 𝑓 ) | at the second order we find:
𝑓𝐼𝐷 ,−3𝑑𝐵 =
(
3(2 −
√
2)
2
) 1
2 1
𝜋𝑡𝑐
(4.78)
𝑓𝐼𝐷 ,−3𝑑𝐵 ≈
0.3
𝑡𝑐
(4.79)
for 𝑡𝑐 = 150 𝑝𝑠 we have 𝑓𝐼𝐷 ,−3𝑑𝐵 ∼ 2 𝐺𝐻𝑧. Since the frequency cut of the trans-impedance 𝑅𝑚(𝑠)
is given by equation 3.27 and is about half the one defined with the natural frequency of the circuit,
we have that the time constant of the circuits needs to be at least:(
3(2 −
√
2)
2
) 1
2 1
𝜋𝑡𝑐
=
( (2 − √2)
2
) 1
2
𝑓𝜏 (4.80)
𝜏 =
𝑡𝑐
2
√
3
(4.81)
This means that to process the most significant part of the signal, containing its fast information, the
time constant 𝜏 should be about a factor 3.4 smaller than the charge collection time 𝑡𝑐 of the sensor.
5 Time dispersion for sensor and front-end
In the present section we analyze the performance in time resolution of the two configuration
described above, that is the CSA-like configuration (𝜏 >> 𝑡𝑐) and the Fast configuration (𝜏 ≈ 𝑡𝑐).
We are specifically interested in the relationship between the front-end timing characteristics and the
native time dispersion or speed of the sensor. This is of particular importance in case of very fast
sensors, whose time distributions can have relatively small dispersion (standard deviations in the
range of tens of ps).
5.1 Sensor contribution to time jitter
We can start considering an ideal 3D geometry with flat parallel faces (figure 16). Such specific
choice is motivated by the high intrinsic speed of this kind of sensors [4]. In this case, charge
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collection time 𝑡𝑐 depends on the hit position of the impinging particle. For tracks closer to the
electrode at the higher potential, the sensor will collect electrons very quickly while holes would
induce for a longer time since they have to travel a longer distance and they move slower. The same
argument can be used in the opposite case with tracks close to the electrode at lower potential with
short current from holes and a longer pulse for electrons.
When we have electric fields strong enough for both charge carriers to reach the respective
saturation velocities 𝑣𝑒 and 𝑣ℎ, the electrons and holes speeds becomes similar (figure 17). We will
have then a minimum 𝑡𝑚𝑖𝑛𝑐 and a maximum 𝑡𝑚𝑎𝑥𝑐 for the charge collection time 𝑡𝑐 . Assuming that the
distance between the electrodes is 𝑑 = 20 𝜇𝑚 we obtain:
𝑡𝑐 =
{
𝑡𝑚𝑖𝑛𝑐 =
𝑑
𝑣𝑒+𝑣ℎ ∼ 100 𝑝𝑠 if 𝑥 =
𝑣𝑒𝑑
𝑣𝑒+𝑣ℎ
𝑡𝑚𝑎𝑥𝑐 =
𝑑
𝑣ℎ
∼ 210 𝑝𝑠 if 𝑥 = 𝑑
(5.1)
𝑃 (𝑡𝑐)
𝑡𝑐,𝑚𝑖𝑛 𝑡𝑒,𝑚𝑎𝑥 𝑡𝑐,𝑚𝑎𝑥
𝑃 (𝑡𝑐)
Figure 16. Ideal parallel-plate sensor with 3D geometry (left), Charge collection time distribution (right)
For simplicity we can assume that the charge collection times generated by the two carriers
are equally probable. In reality, shorter charge collection times are more probable, as electrons
move faster (figure 16, right). Following such assumption we will have a rectangular distribution
corresponding in the ideal case to a dispersion:
𝜎𝑡𝑐 ∼
|𝑡𝑚𝑎𝑥𝑐 − 𝑡𝑚𝑖𝑛𝑐 |√
12
∼ 32𝑝𝑠 (5.2)
Considering a more realistic description, we can refer to a 3D-trench pixel. Figure 18 shows
two distributions obtained by TCoDe simulation [5], referred to two different pixel sizes. In this
case, the sensor time behavior and associated time distribution can be characterized by its average
collection time instead of a single 𝑡𝑐 and by its standard deviation 𝜎𝑡𝑐 .
5.2 Front-end contribution to time jitter
We consider here the jitter contribution coming from the front-end circuit, depending on signal speed
and SNR. The time resolution for a given signal can be estimated using the known equation:
𝜎𝑗 =
𝜎𝑉
𝑑𝑉
𝑑𝑡
(5.3)
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Figure 17. Carrier velocities vs electric field in silicon. 1) low field region; 2) intermediate region; 3) saturation region.
Figure 18. Charge collection time distributions for 3D-trench pixels (TCoDe simulation). Pixel sizes: 55 × 55 × 150𝜇𝑚3
(left) and 25 × 25 × 150𝜇𝑚3 (right). The simulated distributions take also into account the pixel dis-uniformities in the
electric and weighting fields.
In a time measurement, equation 5.3 is evaluated at a given voltage threshold 𝑉𝑡ℎ. In the present
section, exploiting the different expressions calculated in section 4, we analyse the effect of such
operation (called discrimination) in the two cases of CS-TIA and Fast-TIA. We consider two kind of
typical discrimination techniques: the leading-edge (LE) discriminator and the constant fraction
discriminator (CFD).
It is important to point out that in what follows the specific amplitude-correction techniques
(time-over-threshold and constant fraction discrimination), which are needed to cure the additional
dispersion due to time-walk (equation 2.1) are considered as already applied independently. In other
words we limit our discussion to the intrinsic jitter contribution on the sensor and front-end sides,
considering the time-walk as a mere systematic (and processing-recoverable) effect.
5.2.1 Leading-edge time resolution in CS-TIA
With a leading edge we have a fixed threshold at voltage 𝑉𝑡ℎ. If we set this value as low as possible,
the time at which the threshold is crossed 𝑡𝑙𝑒 would be small compared to the time constant of the
circuit 𝜏. Assuming this, the exponential term in equation 4.11 can be approximated as:
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𝑉𝑡ℎ = 𝑉𝑜𝑢𝑡 (𝑡𝑙𝑒)𝑡>𝑡𝑐 = 𝐴𝑒−
𝑡𝑙𝑒
𝜏
(
𝐵
𝑡𝑙𝑒
𝜏
+ 𝐶
)
≈ 𝐴
(
𝐵
𝑡𝑙𝑒
𝜏
+ 𝐶
)
(5.4)
solving for 𝑡𝑙𝑒 we find:
𝑡𝑙𝑒 =
𝜏
𝐵
(
𝑉𝑡ℎ
𝐴
− 𝐶
)
(5.5)
𝑡𝑙𝑒 =
𝜏2(1 − 𝑒 𝑡𝑐𝜏 ) + 𝑒 𝑡𝑐𝜏 𝑡𝑐 (𝜏 + 𝜏𝑧)
(𝑒 𝑡𝑐𝜏 − 1) (𝜏 + 𝜏𝑧)
+ 𝜏
2
(𝑒 𝑡𝑐𝜏 − 1) (𝜏 + 𝜏𝑧)
𝑉𝑡ℎ𝑡𝑐
𝑄𝑖𝑛𝑅 𝑓
1 + 𝐺0
𝐺0
(5.6)
The uncertainty on 𝑡𝑙𝑒 can be found taking the derivative with respect to 𝑡𝑐 and propagating the error:
𝜎𝑡𝑙𝑒 =
(
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
)
𝜎𝑡𝑐 (5.7)
The term 𝜕𝑡𝑙𝑒,𝐶𝐹𝐷𝜕𝑡𝑐 can be defined as the timing propagation coefficient𝒫 of time resolution from
sensor to electronics. In this specific case we have:
𝒫 =
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
=
𝑒
𝑡𝑐
𝜏 (𝜏(𝑒 𝑡𝑐𝜏 − 1) − 𝑡𝑐)
𝜏(𝑒 𝑡𝑐𝜏 − 1)2
+ 𝑒
𝑡𝑐
𝜏 (𝜏 − 𝑡𝑐) − 𝜏
𝜏(𝑒 𝑡𝑐𝜏 − 1)2
𝜏2𝑉𝑡ℎ (1 + 𝐺0)
(𝜏 + 𝜏𝑧)𝑄𝑖𝑛𝑅 𝑓 𝐺0
(5.8)
We can consider two contribution to the time at the threshold: the first is independent on 𝑉𝑡ℎ while
the other gets smaller for low value of the threshold. The first term of equation 5.8 becomes 12 for
large 𝜏 while the second term has an oblique asymptote of value −12 𝑉𝑡ℎ (1+𝐺0)𝑄𝑖𝑛𝑅 𝑓 𝐺0 as a function of 𝜏. We
can write then:
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
∼ 1
2
(
1 − 𝑉𝑡ℎ𝜏(1 + 𝐺0)
𝑄𝑖𝑛𝑅 𝑓 𝐺0
)
(5.9)
defining the voltage 𝑉0 =
𝑄𝑖𝑛𝑅 𝑓
𝜏 (with 𝑉0 ∼ 𝑒 · 𝑉𝑝𝑒𝑎𝑘) and using 1+𝐺0𝐺0 ≈ 1:
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
∼ 1
2
(
1 − 𝑉𝑡ℎ
𝑉0
)
(5.10)
For time constant 𝜏 >> 𝑡𝑐 and low thresholds we have that the uncertainty on the time at the
threshold is:
𝜎𝑡𝑙𝑒 ≈
𝜎𝑡𝑐
2
(5.11)
In the leading-edge configuration, the CS-TIA solution is therefore capable to improve the intrinsic
sensor jitter by about a factor 2 (see also [8]):𝒫 ≈ 0.5.
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5.2.2 CFD time resolution in CS-TIA
Using a CFD discriminator the threshold is always set at the same fraction of the maximum value
of the output voltage. This solution is useful to correct the time walk due to the fact the different
amplitudes would cross a fixed threshold at different times. The voltage at the threshold can be
written as:
𝑉𝑡ℎ = 𝛼𝑉
𝑝𝑒𝑎𝑘
𝑜𝑢𝑡 ≈ 𝛼
𝑄𝑖𝑛𝑅 𝑓
𝑒𝜏
(5.12)
where 𝛼 define the chosen fraction. Using Eq. 5.8 we find for the time at the threshold in the CFD
case:
𝑡𝐶𝐹𝐷 =
𝜏2(1 − 𝑒 𝑡𝑐𝜏 ) + 𝑒 𝑡𝑐𝜏 𝑡𝑐 (𝜏 + 𝜏𝑧)
(𝑒 𝑡𝑐𝜏 − 1) (𝜏 + 𝜏𝑧)
+ 𝛼
𝑒
𝜏𝑡𝑐
(𝑒 𝑡𝑐𝜏 − 1) (𝜏 + 𝜏𝑧)
(5.13)
Taking the derivative we find:
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
∼ 1
2
(
1 + 𝛼2
𝑒
𝜏
𝜏 + 𝜏𝑧
)
(5.14)
this approximation holds for low thresholds but also in this case we have a dominant term that is
independent of the chosen threshold so that we can estimate the time resolution using:
𝜎𝑡𝐶𝐹𝐷 =
(
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
)
𝜎𝑡𝑐 (5.15)
𝜎𝑡𝐶𝐹𝐷 ≈
𝜎𝑡𝑐
2
(5.16)
Using both leading-edge and CFD, the time resolution is about half of the standard deviation of the
charge collection times distribution. This is a general result when 𝜏 >> 𝑡𝑐 as we will see in section 6
5.2.3 Leading-edge time resolution in Fast-TIA
Using the expression of 𝑉𝑜𝑢𝑡 (𝑡)𝑡<𝑡𝑐 , we can first use an approximation at the second order for the
exponential term:
𝑉𝑜𝑢𝑡 (𝑡) = 𝐼0𝑅𝑚0 (1 − 𝑒−
𝑡
𝜏 (1 + 𝑡
𝜏
)) (5.17)
𝑉𝑡ℎ = 𝐼0𝑅𝑚0 (1 − 𝑒−
𝑡𝑙𝑒
𝜏 (1 + 𝑡𝑙𝑒
𝜏
)) (5.18)
𝑉𝑡ℎ ∼ 𝐼0𝑅𝑚0 (1 − (1 −
𝑡𝑙𝑒
𝜏
) (1 + 𝑡𝑙𝑒
𝜏
)) (5.19)
𝑡𝑙𝑒 = 𝜏
√
𝑉𝑡ℎ
𝐼0𝑅𝑚0
= 𝜏
√
𝑉𝑡ℎ𝑡𝑐
𝑄𝑖𝑛𝑅𝑚0
(5.20)
propagating the fluctuations we find:
𝜎𝑡𝑙𝑒 =
𝑡𝑙𝑒
𝑡𝑐
𝜎𝑡𝑐
2
(5.21)
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By setting 𝑉𝑡ℎ to a small value according to a 𝑡𝑙𝑒 < 𝑡𝑐 condition, we can reduce the sensor jitter (see
equation 4.75 as an example). However, the approximation of equation 5.19 tends to underestimate
the fluctuations, being valid only for very small threshold values. For a more complete understanding
we can consider the time 𝑡 as a function of 𝑡𝑐 and derive both sides of the equation 5.18 as follows:
𝜕
𝜕𝑡𝑐
(
𝑉𝑡ℎ𝑡𝑐
𝑄𝑖𝑛𝑅𝑚0
)
=
𝜕
𝜕𝑡𝑐
(
1 − 𝑒−
𝑡𝑙𝑒 (𝑡𝑐 )
𝜏
(
1 + 𝑡𝑙𝑒 (𝑡𝑐)
𝜏
) )
(5.22)
𝑉𝑡ℎ
𝑄𝑖𝑛𝑅𝑚0
=
𝑒
𝑡𝑙𝑒
𝜏 𝑡𝑙𝑒
𝜏2
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
(5.23)
solving for 𝜕𝑡𝑙𝑒𝜕𝑡𝑐 we can write the derivative as:
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
=
𝑉𝑡ℎ
𝑉 ′(𝑡𝑙𝑒)𝑡𝑐
(5.24)
the resolution at threshold becomes:
𝜎𝑡𝑙𝑒 =
𝑉𝑡ℎ
𝑉 ′(𝑡𝑙𝑒)𝑡𝑐
𝜎𝑡𝑐 (5.25)
Let’s suppose to set the threshold to the value corresponding to the maximum slope condition
when 𝑡 = 𝑡𝑐 . In this case, we can use equations 4.53 and 4.61. The time resolution is then given by:
𝜎𝑡𝑙𝑒 ≈ (𝑒 − 2)𝜎𝑡𝑐 ∼ 0.71 · 𝜎𝑡𝑐 (5.26)
Setting 𝑉𝑡ℎ = 𝑉 𝑀𝑎𝑥
𝑆𝑙𝑜𝑝𝑒
leads to bring about 70% of the charge collection time fluctuations to the time
resolution at the threshold. The total time resolution, in this case, would be dominated by the sensor
contribution with respect to the front-end one. Setting a lower 𝑉𝑡ℎ increases the electronic jitter but
lowers significantly the sensor contribution. Using the equation 5.18 and the definition of the slope
we can write the time resolution as:
𝜎𝑡𝑙𝑒 =
𝐼0𝑅𝑚0 (1 − 𝑒−
𝑡𝑙𝑒
𝜏 (1 + 𝑡𝑙𝑒𝜏 ))
𝐼0𝑅𝑚0𝑒
− 𝑡𝑙𝑒𝜏 𝑡𝑙𝑒
𝜏2
𝑡𝑐
𝜎𝑡𝑐 (5.27)
𝜎𝑡𝑙𝑒 =
{ (1 − 𝑒− 𝑡𝑙𝑒𝜏 (1 + 𝑡𝑙𝑒𝜏 ))
𝑒−
𝑡𝑙𝑒
𝜏 𝑡𝑙𝑒
𝜏2
𝑡𝑐
}
𝜎𝑡𝑐 (5.28)
rearranging equation 5.28 and considering a fixed value for 𝑡𝑐 and 𝜏 we can write the following
expression as a function of 𝑡𝑙𝑒:{
𝜕𝑡𝑙𝑒
𝜕𝑡𝑐
(𝑡𝑙𝑒)
}
𝑡𝑙𝑒<𝑡𝑐
=
𝜏2(𝑒 𝑡𝑙𝑒𝜏 − 1) − 𝜏𝑡𝑙𝑒
𝑡𝑙𝑒 · 𝑡𝑐
(5.29)
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Wewill use this expression in section 6, when we will discuss the results obtained in the different
discrimination techniques for different front-end solutions.
5.2.4 CFD time resolution in Fast-TIA
To find the derivative 𝜕𝑡𝜕𝑡𝑐 for the constant fraction case we can consider the following equation:
𝑉𝑜𝑢𝑡 (𝑡∗)𝑡<𝑡𝑐 = 𝛼𝑉𝑜𝑢𝑡 (𝑇𝑝𝑒𝑎𝑘)𝑡>𝑡𝑐 (5.30)
𝑡∗ is the time at threshold, fixed at the fraction 𝛼 of the voltage peak 𝑉𝑝𝑒𝑎𝑘 = 𝑉𝑜𝑢𝑡 (𝑇𝑝𝑒𝑎𝑘)𝑡>𝑡𝑐 . In the
special case 𝜏 = 𝑡𝑐 the peaking time is given by Eq. 4.58, otherwise is given by:
𝑇𝑝𝑒𝑎𝑘 =
𝑒
𝑡𝑐
𝜏 𝑡𝑐
𝑒
𝑡𝑐
𝜏 − 1
(5.31)
Eq. 5.30 can be rewritten in the following way:
𝐼0𝑅𝑚0 (1 − 𝑒−
𝑡∗
𝜏 (1 + 𝑡
∗
𝜏
)) = 𝛼𝐼0𝑅𝑚0𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1) (5.32)
Taking the derivative with respect to 𝑡𝑐 of both side we get:
𝑒−
𝑡∗
𝜏
𝑡∗
𝜏
𝜕𝑡∗
𝜕𝑡𝑐
= 𝛼
𝜕
𝜕𝑡𝑐
(
𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1)
)
(5.33)
the fraction 𝛼 can be written using Eq. 5.32 as:
𝛼 =
(1 − 𝑒− 𝑡
∗
𝜏 (1 + 𝑡∗𝜏 ))
𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1)
(5.34)
the derivative 𝜕𝑡𝜕𝑡𝑐 is then:
𝜕𝑡∗
𝜕𝑡𝑐
= 𝛼
𝜕
𝜕𝑡𝑐
(
𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1)
)
𝑒−
𝑡∗
𝜏
𝑡∗
𝜏
(5.35)
𝜕𝑡∗
𝜕𝑡𝑐
=
(1 − 𝑒− 𝑡
∗
𝜏 (1 + 𝑡∗𝜏 ))
𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1)
𝜕
𝜕𝑡𝑐
(
𝑒−
𝑇𝑝𝑒𝑎𝑘
𝜏 (𝑒 𝑡𝑐𝜏 − 1)
)
𝑒−
𝑡∗
𝜏
𝑡∗
𝜏
(5.36)
Using the value of 𝑇𝑝𝑒𝑎𝑘 (Eq. 5.31) we can write the expression as:{
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
(𝑡∗)
}
𝑡∗<𝑡𝑐
=
𝑡𝑐
𝜏
𝑒
𝑡𝑐
𝜏 (𝜏𝑒 𝑡
∗
𝜏 − 𝑡∗ − 𝜏)
𝑡∗(𝑒 𝑡𝑐𝜏 − 1)2
(5.37)
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If we use the same method as eq. 5.30 but considering the signal for 𝑡 > 𝑡𝑐 , we find that the derivative{
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
(𝑡∗)
}
𝑡∗>𝑡𝑐
is independent of 𝑡∗ and can be written:
{
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
}
𝑡∗>𝑡𝑐
=
𝑒
𝑡𝑐
𝜏 (𝜏𝑒 𝑡𝑐𝜏 − 𝜏 − 𝑡𝑐)
𝜏(𝑒 𝑡𝑐𝜏 − 1)2
(5.38)
which is exaclty the derivative of eq. 5.31:{
𝜕𝑡𝐶𝐹𝐷
𝜕𝑡𝑐
}
𝑡∗>𝑡𝑐
=
𝜕𝑇𝑝𝑒𝑎𝑘
𝜕𝑡𝑐
(5.39)
Taking the limit for 𝜏 −→ ∞ (CS-TIA case) of Eq. 5.38 we find:
lim
𝜏→∞
𝑒
𝑡𝑐
𝜏 (𝜏𝑒 𝑡𝑐𝜏 − 𝜏 − 𝑡𝑐)
𝜏(𝑒 𝑡𝑐𝜏 − 1)2
=
1
2
(5.40)
solving numerically equation 5.34 for 𝑡∗ for different 𝛼, we can find the value of the derivative 𝜕𝑡𝜕𝑡𝑐 as
a function of the threshold.
6 Discussion on FB-TIA timing performance and conclusions
Starting from our analysis on the TIA characteristics of the previous sections, in section 5 we have
analyzed in detail the effect of time measurement on the two basic TIA scheme: CSA-like, or charge
sensitive TIA, and Fast-TIA, which could be also defined as a current-sensitive TIA.
When the dependence of time resolution 𝜎𝑡 with respect to the charge collection dispersion 𝜎𝑡𝑐
is considered, we have seen that for the CSA-TIA both the CFD and LE discrimination techniques
converge to the same value (equations 5.11 and 5.16). In other words, for 𝜏 >> 𝑡𝑐, the front-end
electronics is capable to reduce the sensor intrinsic time dispersion up to a factor 2 and the propagation
coefficient is𝒫 ≈ 0.5. Referring to figure 18, this means that a CSA-TIA based front-end could take
the time resolution of a suitable 3D-trench sensor to the range of approximately 26 ps (55 𝜇m pitch)
to 15 ps (25 𝜇m pitch).
However, as already stated at the beginning of this work, the difference between the CSA-TIA
and the Fast-TIA is nothing of conceptually fundamental, and is based only on the relative size of the
𝜏 ∼ 𝑇𝑝𝑒𝑎𝑘 value with respect to the average charge collection time 𝑡𝑐 in the sensor (see figures 16,
right and 18). This important statement will be better clarified in a moment concerning the circuit
behaviour relatively to its timing performances.
On the other hand, when the Fast-TIA case is concerned, the front-end becomes capable to
appreciate the shape of the induced signals and the analysis is more complicated and diversified,
depending strongly on the threshold position which is possible to choose, according to the noise level
of the system. In the simplified case of very low threshold, starting from equation 5.21, we have that:
𝜎𝑡𝑙𝑒 =
𝜏
2𝑡𝑐
√
𝑉𝑡ℎ
𝐼0𝑅𝑚0
𝜎𝑡𝑐 ≈ 𝜏2𝑡𝑐
√
5𝜎𝑛
𝑉𝑝𝑒𝑎𝑘
𝜎𝑡𝑐 = 𝒫𝜎𝑡𝑐 (6.1)
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𝒫 ≈
√
5𝜏
2𝑡𝑐
√
𝑁
𝑆
(6.2)
where we are assuming to place the threshold at 5 times the voltage noise 𝜎𝑛. Equations 6.1 and 6.2
show that for 𝜏 < 𝑡𝑐 and if a high SNR is obtained, the output from the front-end can reduce
considerably the native signal time dispersion of the sensor 𝜎𝑡𝑐 . As an example, considering a case
with 𝜏 = 0.5 𝑡𝑐 , SNR = 30, equation 6.2 would give𝒫 ≈ 10%.
More generally, the Fast-TIA behavior can be illustrated in figure 19, left size. This plot is
obtained using equations 5.29 and 5.37 and considering induced current signals having rectangular
shapes and time width 𝑡𝑐, whose time integral corresponds to a given total deposited charge. Here
the amplitude fluctuation are not considered, as the signals all correspond to the same charge amount.
Therefore the plot can be interpreted as the output performance of the CFD and LE cases, once the
time-walk effect is compensated. It can be seen that for a 𝑡𝑐 = 2𝜏 and low threshold, the𝒫 coefficient
can be very low, while when the threshold is increased the front-end tends to propagate entirely the
sensor jitter contribution to the output and𝒫 approaches unity. The Fast-TIA configuration needs to
operate at sufficiently low threshold to be effective on time resolution, otherwise its performance
becomes rapidly worse than the CSA-TIA case.
Figure 19. Left: derivative 𝜕𝑡𝜕𝑡𝑐 for fixed 𝜏 and fixed average 𝑡𝑐 = 200 𝑝𝑠 as a function of threshold,
corresponding to the given fraction 𝛼 of 𝑉𝑝𝑒𝑎𝑘 . Right: same plot for CFD with different values of 𝜏.
Figure 19 (right) is a clear demonstration of the fact that the CSA-TIA configuration behaviour
is the limit of the Fast-TIA one, when the ratio 𝜏𝑡𝑐 increases. A CSA-like behaviour is already
observable very early, when 𝜏𝑡𝑐 ≈ 2. This is an independent confirmation of what already seen above
(see equation 4.81).
In a circuit having time constant 𝜏 ∼ 1 𝑛𝑠, the signal reaches about 20% of 𝑉𝑝𝑒𝑎𝑘 at time 𝑡 = 𝑡𝑐 ,
corresponding to already approximately 50% of the charge collection time fluctuations. With a faster
front-end electronics, even setting the threshold at a higher fraction, it is still possible to reduce the
charge collection time fluctuations to ≈ 20% of the total.
A better estimate of the𝒫 coefficient can be found modeling the current signals of an ideal 3D
trenched sensor with charge carriers both at saturation using Ramo theorem. The standard deviation
𝜎𝑡𝑐 is given by the charge collection time distribution (Fig. 16 right). In this case, in order to calculate
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𝒫, a numerical convolution of such current signals with several pulse responses at different time
constants 𝜏 can be done. Figure 20 shows the behavior of different front-end stages characterized by
different 𝜏 constants: a fast front-end can provide approximately a double reduction of the charge
collection time fluctuations. The use of a FAST-TIA configuration allows exploiting deeper and
more effectively the performance of intrinsically fast sensors, as for example those realized in 3D
technology and in particular in the trenched-electrode geometry.
Figure 20. Function 𝜕𝑡𝜕𝑡𝑐 of an ideal 3D detector with electrodes spaced 25𝜇𝑚 for different time constant 𝜏
A Appendix A: Calculus of the noise contributions in the CSA-TIA configuration
To calculate the output noise we can consider the input referred noise and use the transfer function
of the circuit [7]. The sum in quadrature of the three sources is:
𝐼2𝑖𝑛,𝑇𝑂𝑇 = 𝐼
2
𝑖𝑛,𝑀1
+ 𝐼2𝑖𝑛,𝑅𝐷 + 𝐼2𝑖𝑛,𝑅 𝑓 (A.1)
𝐼2𝑖𝑛,𝑇𝑂𝑇 =
4𝑘𝐵𝑇𝛾
𝑔𝑚𝑅
2
𝑓
+ 4𝑘𝐵𝑇
𝑔2𝑚𝑅
2
𝑓 𝑅𝐷
+ 4𝑘𝐵𝑇
𝑅 𝑓
(A.2)
The transfer function is given by eq. 3.28. The integral of the squared module can be calculated
using:
𝑅𝑚(𝑠) =
𝑅 𝑓 𝐺0
1 + 𝐺0
(
1
(1 + 𝑠𝜏)2 −
𝑠𝜏𝑧
(1 + 𝑠𝜏)2
)
(A.3)
𝑅𝑚( 𝑓 ) =
𝑅 𝑓 𝐺0
1 + 𝐺0
(
1
(1 + 𝑗 𝑓𝑓𝜏 )2
− 𝑗 𝑓
𝑓𝑧 (1 + 𝑗 𝑓𝑓𝜏 )2
)
(A.4)
|𝑅𝑚( 𝑓 ) | =
𝑅 𝑓 𝐺0
1 + 𝐺0
((
𝑓 2𝜏
𝑓 2𝜏 + 𝑓 2
)2
+
(
𝑓 𝑓 2𝜏
𝑓𝑧 ( 𝑓 2𝜏 + 𝑓 2)
)2) 12
(A.5)
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∫ ∞
0
|𝑅𝑚( 𝑓 ) |2𝑑𝑓 =
(
𝑅 𝑓 𝐺0
1 + 𝐺0
)2 ( ∫ ∞
0
𝑓 4𝜏
( 𝑓 2𝜏 + 𝑓 2)2
𝑑𝑓 +
∫ ∞
0
𝑓 2 𝑓 4𝜏
𝑓 2𝑧 ( 𝑓 2𝜏 + 𝑓 2)2
𝑑𝑓
)
(A.6)
∫ ∞
0
|𝑅𝑚( 𝑓 ) |2𝑑𝑓 =
(
𝑅 𝑓 𝐺0
1 + 𝐺0
)2 (
𝜋
4
𝑓𝜏 + 𝜋4 𝑓𝜏
𝑓 2𝜏
𝑓 2𝑧
)
(A.7)
∫ ∞
0
|𝑅𝑚( 𝑓 ) |2𝑑𝑓 =
(
𝑅 𝑓 𝐺0
1 + 𝐺0
)2
𝜋
4
𝑓𝜏
(
1 +
(
𝜏𝑧
𝜏
)2)
(A.8)
the zero of the transfer function increases the bandwidth of the factor ( 𝜏𝑧𝜏 )2 which is normally
negligible. The output noise is then given by:
𝜎2𝑛,𝑉𝑜𝑢𝑡 = 𝐼
2
𝑖𝑛,𝑇𝑂𝑇
(
𝑅 𝑓 𝐺0
1 + 𝐺0
)2
𝜋
4
𝑓𝜏 (A.9)
since 𝐺01+𝐺0 ∼ 1 we get:
𝜎2𝑛,𝑉𝑜𝑢𝑡 ≈
𝑘𝐵𝑇
2𝜏
( 𝛾
𝑔𝑚
+ 1
𝑔2𝑚𝑅𝐷
+ 𝑅 𝑓
)
(A.10)
On the other hand this method underestimate the contribution given by the two sources 𝐼𝑛,𝑀1 and
𝐼𝑛,𝑅𝐷 . The correct value can be calculated considering the small signal model in figure 21:
Figure 21. Small signal model for the noise sources 𝐼𝑛,𝑀1 e 𝐼𝑛,𝑅𝐷
Solving the circuit to find 𝑉𝑛,𝑜𝑢𝑡 as a function of 𝐼𝑛 we get:
𝑉𝑛,𝑜𝑢𝑡 = −𝐼𝑛 𝑍𝑜𝑢𝑡
1 + (1+𝑔𝑚𝑍𝑖𝑛)𝑍𝑜𝑢𝑡𝑍𝑖𝑛+𝑍 𝑓
(A.11)
substituting the impedances we find the transfer function for the source 𝐼𝑛:
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𝑉𝑛,𝑜𝑢𝑡 = −𝐼𝑛 𝑅𝐷 (1+𝑠𝑅 𝑓 (𝐶𝑖𝑛+𝐶 𝑓 ))1+𝑔𝑚𝑅𝐷+𝑠 (𝑅 𝑓 (𝐶𝑖𝑛+𝐶 𝑓 (1+𝑔𝑚𝑅𝐷)+𝑅𝐷 (𝐶𝑖𝑛+𝐶𝐿))+𝑠2𝑅𝐷𝑅 𝑓 𝜉 (A.12)
This transfer function is similar to 3.28 but shows a zero at frequency 𝑓𝑧,𝑛 = 12𝜋𝑅 𝑓 (𝐶𝑖𝑛+𝐶 𝑓 ) . It can be
shown that multiplying by 𝑅 𝑓𝑅 𝑓 +𝑅𝐷 both numerator and denominator we can write eq. A.12 in the
following way:
𝑉𝑛,𝑜𝑢𝑡 = − 𝐼𝑛
𝑔𝑚
(1 + 𝑠𝑅 𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 ))
(1 + 𝑠𝜏)2 (A.13)
this expression leads back to the noise found in A.2 for 𝑠 = 0. Considering 𝑀1:
𝜎2𝑣,𝑀1 = 𝐼
2
𝑛,𝑀1
· 1
𝑔2𝑚
· Δ 𝑓 = 4𝑘𝐵𝑇𝛾𝑔𝑚
𝑔2𝑚
· Δ 𝑓 = 4𝑘𝐵𝑇𝛾
𝑔𝑚
· Δ 𝑓 (A.14)
To find the output noise we use eq. A.8 with 𝜏𝑧,𝑁 = 𝑅 𝑓 (𝐶 𝑓 + 𝐶𝑖𝑛):
𝜎2𝑣,𝑀1 =
𝐼2𝑛,𝑀1
𝑔2𝑚
𝜋
4
𝑓𝜏
(
1 +
(
𝜏𝑧,𝑁
𝜏
)2)
(A.15)
in this case the ratio
(
𝜏𝑧,𝑁
𝜏
)2
is bigger than 1 and not negligible :
(
𝜏𝑧,𝑁
𝜏
)2
=
(𝑅2𝑓 (𝐶𝑖𝑛 + 𝐶 𝑓 )2𝑔𝑚
𝑅 𝑓 𝜉
)
(A.16)
using the definition of 𝜉: (
𝜏𝑧,𝑁
𝜏
)2
=
𝑔𝑚𝑅 𝑓 (𝐶 𝑓 + 𝐶𝑖𝑛)2
𝐶 𝑓 𝐶𝑖𝑛 + 𝐶 𝑓 𝐶𝐿 + 𝐶𝐿𝐶𝑖𝑛
(A.17)
the dominant term can be written:
𝜎𝑣,𝑀1 =
√
𝑘𝐵𝑇𝛾
2
𝐶 𝑓 + 𝐶𝑖𝑛
𝜉
3
4
𝑔𝑚
1
4 𝑅 𝑓
1
4 (A.18)
where 𝜉 = 𝐶 𝑓 𝐶𝑖𝑛 +𝐶 𝑓 𝐶𝐿 +𝐶𝐿𝐶𝑖𝑛. Substituing 𝐼𝑛,𝑀1 with 𝐼𝑛,𝑅𝐷 , we find the noise given by resistor
𝑅𝐷:
𝜎𝑣,𝑅𝐷 =
√
𝑘𝐵𝑇
2𝑅𝐷
𝐶 𝑓 + 𝐶𝑖𝑛
𝑔𝑚
1
4 𝜉
3
4
𝑅 𝑓
1
4 (A.19)
while the one given by resistor 𝑅 𝑓 is:
𝜎𝑣,𝑅 𝑓 =
√
𝑘𝐵𝑇
2
𝑔𝑚
1
4
𝑅 𝑓
3
4 𝜉
1
4
(A.20)
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B Appendix B: Calculus of the noise contributions in the Fast-TIA configuration
The noise introduced by the bipolar transistor is given by the two correlated sources 𝐼𝑏 e 𝐼𝑐. The
PSD’s are:
𝐼2𝑛,𝑏 =
2𝑘𝐵𝑇
𝑟𝜋
𝐼2𝑛,𝑐 = 2𝑘𝐵𝑇𝑔𝑚 (B.1)
Figure 22. Small signal model for the noise sources for the Fast TIA implemented with Bjt
The noise given by source 𝐼𝑛,𝑏 has to be convoluted with the same transfer function of the signal
from the detector, therefore:
𝜎2𝑣,𝑏 =
2𝑘𝐵𝑇
𝑟𝜋
(𝑔𝑚𝑅∗𝑅𝑖𝑛)2 𝜋4 𝑓𝜏 (B.2)
𝜎2𝑣,𝑏 =
𝑘𝐵𝑇
4𝑟𝜋𝜏
(𝑔𝑚𝑅∗𝑅𝑖𝑛)2 (B.3)
To find the noise from source 𝐼𝑛,𝑐 , we can use eq. A.11 and 𝑍𝑖𝑛 = 𝑟𝜋 | |𝐶𝑖𝑛 to get the transfer function:
𝑉𝑛,𝑜𝑢𝑡 = −𝐼𝑛,𝑐 𝑅𝐶 (𝑟𝜋+𝑅 𝑓 ) (1+𝑠𝑅𝜋 𝑓 (𝐶𝑖𝑛+𝐶 𝑓 ))
𝑅 𝑓 +𝑅𝐶+𝑟𝜋 (1+𝑔𝑚𝑅𝐶 )+𝑠
(
𝑟𝜋𝐶𝑖𝑛 (𝑅 𝑓 +𝑅𝐶 )+𝑅 𝑓 𝐶 𝑓 (𝑟𝜋 (1+𝑔𝑚𝑅𝐶 )+𝑅𝐶 )+𝑅𝐶𝐶𝐿 (𝑅 𝑓 +𝑟𝜋 )
)
+𝑠2𝑅𝐶𝑅 𝑓 𝑟𝜋 𝜉
(B.4)
where 𝑅𝜋 𝑓 = 𝑟𝜋 | |𝑅 𝑓 .
Simplifying assuming 𝜁 = 1 and using the definition of 𝜏, we get:
𝑉𝑛,𝑜𝑢𝑡 = −𝐼𝑛,𝑐
𝑅𝐶 (𝑟𝜋 + 𝑅 𝑓 )
𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶 + 𝑅 𝑓
(1 + 𝑠𝜏𝑛,𝑧)
(1 + 𝑠𝜏)2 (B.5)
– 35 –
Also in this case we have a zero with time constant:
𝜏𝑛,𝑧 = 𝑅𝜋 𝑓 (𝐶 𝑓 + 𝐶𝑖𝑛) (B.6)
integrating we get:
𝜎2𝑣,𝑐 = 2𝑘𝐵𝑇𝑔𝑚
(
𝑅𝐶 (𝑟𝜋 + 𝑅 𝑓 )
𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶 + 𝑅 𝑓
)2
𝜋
4
𝑓𝜏
(
1 +
(
𝜏𝑛,𝑧
𝜏
)2)
(B.7)
using the output resistance of the circuit 𝑅𝑜𝑢𝑡 we have:
𝑅𝑜𝑢𝑡 =
𝑅𝐶 (𝑟𝜋 + 𝑅 𝑓 )
𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶) + 𝑅𝐶 + 𝑅 𝑓
(B.8)
𝜎2𝑣,𝑐 =
𝑘𝐵𝑇𝑔𝑚𝑅
2
𝑜𝑢𝑡
4𝜏
(
1 +
(
𝜏𝑛,𝑧
𝜏
)2)
(B.9)
the noise from source 𝐼𝑐 is given by two contributions:
𝜎2𝑣,𝑐 (1) =
𝑘𝐵𝑇𝑔𝑚𝑅
2
𝑜𝑢𝑡
4𝜏
(B.10)
𝜎2𝑣,𝑐 (2) =
𝑘𝐵𝑇𝑔𝑚𝑅
2
𝑜𝑢𝑡
4𝜏
(
𝜏𝑛,𝑧
𝜏
)2
(B.11)
making clear
( 𝜏𝑛,𝑧
𝜏
)2 we can write:
𝜎2𝑣,𝑐 (2) =
𝑘𝐵𝑇𝑔𝑚𝑅
∗𝑅𝑖𝑛 (𝐶 𝑓 + 𝐶𝑖𝑛)2
4𝜏𝜉
(B.12)
we can write it as a single term:
𝜎2𝑣,𝑐 =
𝑘𝐵𝑇𝑔𝑚
4𝜏
(
𝑅2𝑜𝑢𝑡 +
𝑅∗𝑅𝑖𝑛 (𝐶𝑖𝑛 + 𝐶 𝑓 )2
𝜉
)
(B.13)
If 𝐶𝑖𝑛 >> 𝐶 𝑓 and 𝜉 ≈ 𝐶𝑖𝑛𝐶𝐿 we get:
𝜎2𝑣,𝑐 ≈
𝑘𝐵𝑇𝑔𝑚
4𝜏
(
𝑅2𝑜𝑢𝑡 + 𝑅∗𝑅𝑖𝑛
𝐶𝑖𝑛
𝐶𝐿
)
(B.14)
normally the second term is the dominant one. The same analisys can be done for the noise given by
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resistor 𝑅𝐶 leading to:
𝐼2𝑛,𝑐 = 2𝑘𝐵𝑇𝑔𝑚 −→ 𝐼2𝑛,𝑅𝐶 =
4𝑘𝐵𝑇
𝑅𝐶
(B.15)
𝜎2𝑣,𝑅𝐶 ≈
𝑘𝐵𝑇
2𝜏𝑅𝐶
(
𝑅2𝑜𝑢𝑡 + 𝑅∗𝑅𝑖𝑛
𝐶𝑖𝑛
𝐶𝐿
)
(B.16)
For the feedback resistor 𝑅 𝑓 we can find the transfer function considering the small signal model in
figure 23 and the PSD:
𝐼2𝑛,𝑅 𝑓 =
4𝑘𝐵𝑇
𝑅 𝑓
(B.17)
Figure 23. Small signal model for resistor 𝑅 𝑓
𝑉𝑛,𝑅 𝑓 = 𝐼𝑛,𝑅 𝑓
𝑅 𝑓 𝑅𝐶
𝑅𝐹 + 𝑅𝐶 + 𝑟𝜋 (1 + 𝑔𝑚𝑅𝐶)
(1 + 𝑔𝑚𝑟𝜋 + 𝑠𝑟𝜋𝐶𝑖𝑛)
(1 + 𝑠𝜏)2 (B.18)
since 𝑔𝑚𝑟𝜋 >> 1 e 𝑔𝑚𝑅𝐶 >> 1 we can consider:
𝑉𝑛,𝑅 𝑓 = 𝐼𝑛,𝑅 𝑓
𝑅 𝑓
1 + 𝑅 𝑓 +𝑅𝐶𝑟𝜋𝑔𝑚𝑅𝐶
(1 + 𝑠𝐶𝑖𝑛𝑔𝑚 )
(1 + 𝑠𝜏)2 (B.19)
the zero is normally at very high frequencies and we can ignore it:
𝜎2𝑣,𝑅 𝑓 =
𝑘𝐵𝑇𝑅 𝑓
(1 + 𝑅 𝑓 +𝑅𝐶𝑟𝜋𝑔𝑚𝑅𝐶 )2
1
2𝜏
(B.20)
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